Holland & Hart LLP
System for allocation of execution resources amongst multiple executing processes
 A system of executing coded instructions in a dynamically configurable multiprocessor having shared execution resources including steps of placing a first processor in an active state upon booting of the multiprocessor. In response to a processor create command, a second processor is placed in an active state. When either the first or second processor encounter a cache miss that has to be serviced by off-chip cache the processor requiring service is placed in nap state in which instruction fetching for that processor is disabled. When either the first or second processor encounter a cache miss that has to be serviced by main memory, the processor requiring services is placed in a sleep state by flushing all instructions from the processor in the sleep state and disabling instruction fetching for the processor in the sleep state. 
Sun Microsystems, Inc.
G G G G G
G06F G06F G06F G06F G06F
inventional inventional inventional inventional inventional
Ramesh Joseph I.
Panwar Chamdani