Harness, Dickey & Pierce, P.L.C.
Semiconductor package
A semiconductor package may include a package substrate with a top surface and a bottom surface opposite to the top surface, the top surface of the package substrate configured to have a semiconductor chip mounted thereon, a power block and a ground block in the package substrate, the power block configured as a power pathway penetrating the package substrate, and the ground block configured as a ground pathway penetrating the package substrate, first vias extended from the power block and the ground block, and the first vias electrically connected to the semiconductor chip, second vias extended from the power block and the ground block toward the bottom surface of the package substrate, and block vias to penetrate the power block and the ground block, the block vias electrically connected to the semiconductor chip and electrically separated from the power block and the ground block.
Samsung Electronics Co., Ltd.
H H H H H H H H H H H H H
H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L
inventional additional additional inventional additional additional inventional additional inventional additional additional additional additional
Keung Beum Tongsuk Yoonha HyunJong Heeseok Tai-Hyun Seung-Yong Yonghoon
Kim Kim Jung Moon Lee Eum Cha Kim