Intra-gate offset high voltage thin film transistor with misalignment immunity
 A high voltage thin film transistor comprising a substrate upon which is supported a non-single crystal semiconductor active layer, spaced from a pair of conductive gate electrodes by a gate dielectric layer, wherein one of the gate electrodes is the device control electrode and the other is a dummy-drain electrode. Heavily doped semiconductor source and drain electrodes are in substantially alignment with the outer edges of the gate electrodes, the source electrode being aligned with the device control electrode and the drain electrode being aligned with the dummy-drain electrode. The active layer has intrinsic or virtually intrinsic region thereof in opposition to the bodies of each of the gate electrodes, and an offset region, between the gate electrodes, having a lower dopant level than the source and drain electrodes, which is aligned with the inner edges of the gate electrodes. 
Xerox Corporation
H H H H
H01L H01L H01L H01L
inventional inventional inventional inventional
Tiao-Yuan
Huang