Synchronous memory device having automatic precharge
A synchronous memory device including an array of memory cells. The memory device includes a plurality of sense amplifiers, coupled to the array of memory cells, to sense data. The memory device further includes input receiver circuitry to sample an operation code synchronously with respect to a transition of an external clock signal. The operation code including precharge information and, in response to the precharge information, the plurality of sense amplifiers are automatically precharged after the data is sensed.
Rambus Inc.
G G G G G G Y G G G G G G G G G G G G G G G G G G G G G G G G G G G G G G
G06F G06F G11C G06F G11C G11C Y02D G06F G11C G11C G06F G06F G11C G11C G06F G11C G11C G11C G11C G06F G11C G11C G11C G11C G11C G11C G06F G06F G11C G11C G06F G11C G11C G11C G11C G06F G11C
inventional additional inventional inventional inventional inventional additional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional additional additional inventional inventional inventional inventional
Michael Mark
Farmwald Horowitz