Cantor Colburn LLP
Nanosheet transistor with asymmetric gate stack
Embodiments of the present invention are directed to methods and resulting structures for nanosheet devices having asymmetric gate stacks. In a non-limiting embodiment of the invention, a nanosheet stack is formed over a substrate. The nanosheet stack includes alternating semiconductor layers and sacrificial layers. A sacrificial liner is formed over the nanosheet stack and a dielectric gate structure is formed over the nanosheet stack and the sacrificial liner. A first inner spacer is formed on a sidewall of the sacrificial layers. A gate is formed over channel regions of the nanosheet stack. The gate includes a conductive bridge that extends over the substrate in a direction orthogonal to the nanosheet stack. A second inner spacer is formed on a sidewall of the gate. The first inner spacer is formed prior to the gate stack, while the second inner spacer is formed after, and consequently, the gate stack is asymmetrical.
INTERNATIONAL BUSINESS MACHINES CORPORATION
H H H H H H H H H H H H H B H
H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L B82Y H01L
inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional additional inventional
Juntao Tao Carl Ruilong Dechao Tsung-Sheng Kangguo
Li Li Radens Xie Guo Kang Cheng