Oliff & Berridge, PLC
Method of manufacturing layered chip package
In a method of manufacturing a layered chip package, a layered substructure is fabricated and used to produce a plurality of layered chip packages. The layered substructure includes first to fourth substructures stacked, each of the substructures including an array of a plurality of preliminary layer portions. In the step of fabricating the layered substructure, initially fabricated are first to fourth pre-polishing substructures each having first and second surfaces. Next, the first and second pre-polishing substructures are bonded to each other with the first surfaces facing each other, and then the second surface of the second pre-polishing substructure is polished to form a first stack. Similarly, the third and fourth pre-polishing substructures are bonded to each other and the second surface of the third pre-polishing substructure is polished to form a second stack. Then, the first and second stacks are bonded to each other.
Headway Technologies, Inc. SAE Magnetics (H.K.) Ltd.
H H H H H Y H H H H H H H H H H H H H H H H H H H H H H H
H01L H01L H01L H01L H01L Y10S H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L
additional additional additional additional additional additional additional additional additional additional additional inventional additional inventional additional inventional additional additional additional inventional additional additional additional inventional additional inventional inventional additional additional
Atsushi Yoshitaka Hiroyuki
Iijima Sasaki Ito