Holland & Knight LLP
System and method for debugging in concurrent fault simulation
The present disclosure relates to a system and method for debugging in fault simulation associated with an electronic design. Embodiments may include receiving, using at least one processor, an electronic design and performing concurrent fault simulation on a fault to be analyzed associated with the electronic circuit design, wherein the fault has a fault propagation path associated therewith. Embodiments may also include identifying a trace of one or more signals of interest that are in the fault propagation path and generating a faulty database and a good database associated with the one or more signals of interest that are in the fault propagation path. Embodiments may further include identifying one or more differences between the faulty database and the good database.
Cadence Design Systems, Inc.
G G G G G
G01R G06F G06F G01R G01R
inventional inventional inventional inventional inventional
Inderpreet Singh Manoj Rishabh
Baweja Kumar Gupta