F. Chau & Associates, LLC
Delay-locked loop circuit and method of generating multiplied clock therefrom
A delay-locked loop circuit includes: a phase detector generating a detection signal from a phase difference between an external clock signal and a feedback clock signal; a charge pump controlling a level of a voltage signal in response to the detection signal; and a voltage-controlled delay line generating a plurality of delay clock signals by delaying the external clock signal in response to the voltage signal and generating a multiplied clock signal using the delay clock signals in different numbers in accordance with a frequency domain of the external clock signal. The multiplied clock signal is generated by multiplying the external clock signal an integer number of times and the feedback clock signal is delayed from the plurality of delay clock signals by a cycle period of the external clock signal.
Samsung Electronics Co., Ltd.
H H H H
H03L H03L H03L H03L
inventional inventional inventional inventional
Seung-Won Seung-Hwan
Lee Baek