Vierra Magen Marcus & DeNiro LLP
Circuit, apparatus and method for capturing a representation of a waveform from a clock-data recovery (CDR) unit
A circuit, apparatus and method obtains system margin at the receive circuit using phase shifted data sampling clocks while allowing the CDR to remain synchronized with the incoming data stream in embodiments. In an embodiment, a circuit includes first and second samplers to sample a data signal and output data and edge information in response to a data clock signal and an edge clock signal. A phase detector generates phase information in response to the data information and the edge information. A clock phase adjustment circuit generates the data clock signal and the edge clock signal in response to the data information during a synchronization mode. The clock phase adjustment circuit increments a phase of the data clock signal during a waveform capture mode.
Rambus Inc.
H H H H H H
H04L H03L H04L H04L H04L H03L
inventional inventional additional inventional additional inventional
William Dennis Jared Mark
Stonecypher Kim Zerbe Horowitz