Kowert Hood Munyon Rankin and Goetzel PC
Processor support for bypassing vector source operands
Systems, apparatuses, and methods for implementing a high bandwidth, low power vector register file for use by a parallel processor are disclosed. In one embodiment, a system includes at least a parallel processing unit with a plurality of processing pipeline. The parallel processing unit includes a vector arithmetic logic unit and a high bandwidth, low power, vector register file. The vector register file includes multi-bank high density random-access memories (RAMs) to satisfy register bandwidth requirements. The parallel processing unit also includes an instruction request queue and an instruction operand buffer to provide enough local bandwidth for VALU instructions and vector I/O instructions. Also, the parallel processing unit is configured to leverage the RAM's output flops as a last level cache to reduce duplicate operand requests between multiple instructions. The parallel processing unit includes a vector destination cache to provide additional R/W bandwidth for the vector register file.
Advanced Micro Devices, Inc.
G G G G Y G G G G G G G G G G G G G G G G
G06F G06F G06F G06F Y02D G06F G06F G06F G06F G06F G06F G06F G06F G06F G06F G06F G06F G06F G06F G06F G06F
inventional inventional inventional inventional additional inventional inventional inventional additional inventional inventional inventional inventional additional inventional additional inventional additional inventional inventional inventional
Bin Jiasheng Michael J. Mark M. Yunxiao
He Chen Mantor Leather Zou