Hauptman Ham, LLP
Digitally controlled delay line circuit and method
A digitally controlled delay line (DCDL) includes an input terminal, an output terminal, and a plurality of stages configured to propagate a signal along a first signal path from the input terminal to a selectable return stage of the plurality of stages, and along a second signal path from the return stage of the plurality of stages to the output terminal. Each stage of the plurality of stages includes first and second inverters configured to selectively propagate the signal along the first signal path, third and fourth inverters configured to selectively propagate the signal along the second signal path, and a fifth inverter configured to selectively propagate the signal from the first signal path to the second signal path.
TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
H H H H
H03K H03K H03K H03K
inventional inventional inventional inventional
Chih-Chiang Chung-Peng Yung-Chow
Chang Hsieh Peng