WPAT, P.C., Intellectual Property Attorneys
Clock generation circuit and associated circuitry
A clock generation circuit arranged in a first system is disclosed. The clock generation circuit includes: a first dual-mode PLL, arranged for generating a first output clock in an integer-N mode or a fractional-N mode selectively, the first output clock being generated based on a first reference clock; and a second dual-mode PLL, arranged for generating a second output clock in an integer-N mode or a fractional-N mode selectively, the second output clock being generated based on the first output clock or a second reference clock selectively. Associated circuitries are also disclosed.
M31 TECHNOLOGY CORPORATION
H H H H
H03L H03L H03L H03L
additional additional inventional inventional
Ching-Hsiang Yu Hsiang
Chang Chang