Ostrolenk, Faber, Gerb & Soffen
Clock recovery circuit with memory storage level comparison with high, medium and low thresholds
 A coded image signal is received and stored into a first-in-first-out memory on a bit-parallel word basis and the storage level of the memory is compared with high, medium and low threshold values. A first positive trimming value is generated when the storage level is higher than the high threshold, a second positive trimming value when it lies between the high and medium thresholds, a first negative trimming value when it is lower than the low threshold, and a second negative trimming value when it lies between the low and medium thresholds. Differential sampling clock rate is received and combined with each trimming value in an adder whose output is subtractively combined with a frequency variation of the line clock rate to produce a corrected differential sampling and line clock rate. The latter is integrated to produce a frequency control signal that drives a voltage-controlled oscillator whose output is used to drive the memory for reading the coded image signal on a bit-parallel word basis. 
NEC Corporation
H H H H
H04J H04N H04N H04J
inventional inventional inventional inventional
Toru Hiroki
Shibuya Yamada