Method for monitoring metal corrosion on integrated circuit wafers
 A method and metal test pattern for monitoring metal corrosion susceptibility for integrated circuit wafers. Test patterns having an array of metal circles to simulate contact regions, an array of metal strips to simulate electrode regions, and a blanket metal layer to simulate bulk metal regions are formed. A first number of defects per unit area for the test patterns is measured, using a defect scan system. The test pattern wafers are then subjected to environmental stress conditions for a first time and a second number of defects per unit area for the test patterns is measured, again using a defect scan system. The difference between the second number and the first number is compared with a critical number. If excessive corrosion occurs the process for producing wafers is corrected before continuing to process product wafers. 
Taiwan Semiconductor Manufacturing Company, Ltd.
G Y G Y
G01N Y10T G01N Y10T
additional additional inventional additional
Kuang-Hui Chih-Chien Chao-Hsin Hsien-Wen
Chang Hung Chang Chang