Jianq Chyun IP Office
Chip package structure and manufacturing method thereof
A chip package structure includes a substrate, a chip, a thermal conductive layer, a plurality of signal contacts, and a molding compound. The substrate includes a plurality of first thermal conductive vias, a connecting circuit, and a plurality of signal vias electrically connected to the connecting circuit, and the substrate has a chip disposing region. The chip is disposed on the chip disposing region of the substrate and electrically connected to the signal vias through the connecting circuit. The thermal conductive layer is disposed over the substrate, connected to the first thermal conductive vias, and located above the chip disposing region. Besides, the thermal conductive layer has first openings exposing the signal vias. The signal contacts are respectively disposed in the first openings and connected to the signal vias. The molding compound encapsulates the chip.
Industrial Technology Research Institute
H H H H H H H H H H H H H H H H H
H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L
inventional additional additional additional additional additional additional additional additional additional additional additional additional inventional additional additional additional
Chih-Yuan Ming-Che Shu-Jung Wei Rong-Chang Yu-Lin Ra-Min
Cheng Hsieh Yang Li Fang Chao Tain