Fish & Richardson P.C.
Semiconductor memory device and semiconductor device and electronic device having the same
A memory cell includes a node and first transistor to third transistors. The third transistor and the second transistor are electrically connected to a fourth wiring and a third wiring in series, respectively. A gate of the third transistor is electrically connected to a second wiring. A gate of the second transistor is electrically connected to the node. In the first transistor, a gate is electrically connected to a first wiring, one of a source and a drain is electrically connected to the fourth wiring, and the other of the source and the drain is electrically connected to the node. The first transistor includes an oxide semiconductor layer where a channel is formed and a channel length and a channel width thereof are each shorter than 100 nm. A maximum potential of the first wiring is lower than or equal to 2 V.
Semiconductor Energy Laboratory Co., Ltd.
H H H H H H H G
H01L H01L H01L H01L H01L H01L H01L G11C
inventional inventional inventional inventional inventional inventional inventional inventional
Kiyoshi
Kato