Integrated circuit device which outputs data after a latency period transpires
An integrated circuit device which includes an array of dynamic memory cells. The integrated circuit device comprises an input receiver to sample an operation code synchronously with respect to a transition of a clock signal, the operation code indicating a read operation. The integrated circuit device also comprises an output driver to output data in response to the operation code, wherein the data is output after a number of clock cycles of the clock signal transpire.
Rambus Inc.
G G G G G G G G G G G G G G G G G G G G G G G G G G G G Y G G G G G G G G
G11C G06F G11C G11C G06F G11C G11C G06F G06F G11C G11C G11C G11C G11C G11C G11C G11C G11C G11C G06F G11C G06F G06F G06F G11C G11C G11C G11C Y02D G06F G11C G11C G11C G11C G06F G06F G06F
inventional inventional additional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional additional inventional inventional inventional inventional inventional inventional additional inventional inventional inventional inventional inventional additional inventional inventional inventional inventional inventional inventional inventional inventional
Mark Michael
Horowitz Farmwald