Antonelli, Terry, Stout & Kraus, LLP.
Method of manufacturing a semiconductor integrated circuit device having a columnar laminate
For improving the filling properties between vertical MISFETs constituting a SRAM memory cell, the vertical MISFETs are formed over horizontal drive MISFETs and transfer MISFETs, and they are disposed with a narrow pitch in the Y direction and a wide pitch in the X direction. After a first insulating film (O3-TEOS) having good coverage is disposed over a columnar laminates having a lower semiconductor layer, an intermediate semiconductor layer, an upper semiconductor layer and a silicon nitride film and a gate electrode formed over the side walls of the laminates via a gate insulating film to completely fill a narrow pitch space, a second insulating film (HDP silicon oxide film) is deposited over the first insulating film, resulting in an improvement in the filling properties, even in a narrow pitch portion, between vertical MISFETs having a high aspect ratio.
Renesas Technology Corp.
G H H H H H
G11C H01L H01L H01L H01L H01L
inventional additional inventional inventional inventional inventional
Takahiro Yasumichi Tatsunori
Nakamura Suzuki Murata