McDermott, Will & Emery
VLIW processor accepting branching to any instruction in an instruction word set to be executed consecutively
A VLIW processor includes an instruction decode unit selecting one of parallel execution and consecutive execution and decoding a plurality of operation instructions included in an instruction word, and a program counter control unit controlling a value of a program counter for providing an indication for the instruction decode unit to provide as no-operation an operation instruction provided in a consecutive execution and executed prior to an operation instruction executed during a consecutive execution when branching to the operation instruction executed during the consecutive execution is introduced. This renders it possible to branch to an operation instruction executed during a consecutive execution and thus provide an enhanced efficiency of instruction-code compression.
Mitsubishi Denki Kabushiki Kaisha
G G G G G
G06F G06F G06F G06F G06F
inventional inventional inventional inventional inventional
Hisakazu Hironobu
Sato Ito