Vierra Magen Marcus LLP
Select gate transistor with single crystal silicon for three-dimensional memory
A fabrication process for a 3D memory structure provides a single crystal silicon channel for a drain-side select gate (SGD) transistor using a laser thermal anneal (LTA). The 3D memory structure includes a stack formed from an array of alternating conductive and dielectric layers. A NAND string is formed by filling a memory hole with memory films, including a charge trapping material, a tunnel oxide and a polysilicon channel. In one case, a separate oxide and polysilicon forms the SGD transistor gate oxide and channel respectively, where LTA is performed on the polysilicon. In another case, the same oxide and polysilicon are used for the SGD transistor and the memory cells. A portion of the polysilicon is converted to single crystal silicon. A back side of the single crystal silicon is subject to epitaxial growth and thermal oxidation via a void in a control gate layer.
SanDisk Technologies LLC
H H H H H
H01L H01L H01L H01L H01L
additional inventional inventional additional inventional
Jin Johann Raghuveer S Murshed Yanli
Liu Alsmeier Makala Chowdhury Zhang