Schubert Osterrieder & Nickelson PLLC
Systems and methods for multi-frame control blocks
Systems and methods for implementing multi-frame control blocks in a network processor are disclosed. Embodiments include systems and methods to reduce long latency memory access to less expensive memory such as DRAM. As a network processor in a network receives packets of data, the network processor forms a frame control block for each packet. The frame control block contains a pointer to a memory location where the packet data is stored, and is thereby associated with the packet. The network processor associates a plurality of frame control blocks together in a table control block that is stored in a control store. Each table control block comprises a pointer to a memory location of a next table control block in a chain of table control blocks. Because frame control blocks are stored and accessed in table control blocks, less frequent memory accesses may be needed to keep up with the frame rate of packet transmission.
International Business Machines Corporation
H H H H H H
H04L H04L H04L H04L H04L H04L
additional inventional inventional inventional additional additional
Jean Louis Chih-jen Fabrice Jean Claude
Calvignac Chang Verplanken Basso