Nicholson De Vos Webster & Elliott LLP
Apparatus and method for improved cache utilization and efficiency on a many core processor
Apparatus and method for improved cache utilization and efficiency on a many-core processor. An apparatus comprising: a plurality of execution units to generate cache access requests responsive to executing instructions; a pending request queue to store pending cache access requests generated by the execution units; pending queue management circuitry to compare a current cache access request with entries in the pending request queue to determine whether the current cache access request can be merged with an entry in the pending request queue and, if so, to merge the current cache access request with the entry.
INTEL CORPORATION
G G G G G
G06F G06F G06F G06F G06F
inventional inventional additional inventional additional
Rama Kishan Abhishek Bharath James Joydeep
Malladi Appu Narasimha Swamy Valerio Ray