Foley & Lardner, Schwartz, Jeffery, Schwaab, Mack, Blumenthal & Evans
Method and apparatus for reducing critical speed path delays
A method and apparatus is disclosed for reducing the propagation delay associated with the critical speed path of a binary logic circuit by using "multiplexing logic". More specifically, the inputs to the logic circuit are defined as either critical or non-critical inputs and the product terms are manipulated so that the non-critical inputs are mutually exclusive. The non-critical inputs are supplied to one or more first logic gate structures wherein the ultimate outputs of the first logic gate structures control multiplexer couplers. The critical speed inputs are supplied to one or more second logic gate structures wherein the ultimate outputs of the second logic gate structures are provided as the input to the multiplexer couplers.
Advanced Micro Devices, Inc.
H
H03K
inventional
Thang M.
Tran