Node process integration technology to improve data retention for logic based embedded dram
 A new method is provided to create a gradated dopant concentration in the contact plug of DRAM devices whereby a high dopant concentration is present at the bottom of the plug and a low dopant concentration is present at the top of the plug. Two layers of dielectric are deposited; the upper layer serves as a layer to adjust the dopant concentration in the lower layer. This adjustment is done by Rapid Thermal anneal of both layers of dielectric. After the dopant concentration has been adjusted, the upper layer of dielectric is removed and the upper section of the contact node is formed using lightly doped poly. The high dopant concentration at the bottom of the contact plug results in low contact resistance between the plug and the underlying silicon substrate. A low dopant concentration at the top surface of the contact plug results in low oxidation of the surface of the plug. 
Taiwan Semiconductor Manufacturing Company
H H H H H
H01L H01L H01L H01L H01L
inventional inventional inventional inventional inventional
Tse-Liang Yu-Hua Wen-Chuan Cheng-Ming
Ying Lee Chiang Wu