Harness, Dickey & Pierce, P.L.C.
Method of analyzing error rate in system-on-chip
In order to improve reliability of a system-on-chip (SoC) through fault tolerance verification, there is provided a method of analyzing an error rate in a system-on-chip (SoC) having at least one internal block obtained by interconnecting two or more gates, comprising: applying an input signal to an input terminal of a certain internal block; defining an input error rate of each gate of the internal block; and defining an output error rate of the internal block based on the input error rate of each gate and an error rate propagating to an output terminal. As a result, there is proposed a method of analyzing a change of the output error rate depending on the input error rate in a gate level in error model development necessary to design and verify a fault-tolerant SoC. Therefore, it is possible to analyze errors in each gate and formularize error rate information modeling including an input/output relationship between each gate of a digital circuit in a library form.
FOUNDATION FOR RESEARCH & BUSINESS, SEOUL NATIONAL UNIVERSITY OF SCIENCE & TECHNOLOGY
G G G G
G01R G01R G06F G06F
inventional inventional inventional additional
Seong Mo Seung Eun Yeong Seob
Lee Lee Jeong