Armstrong, Westerman, Hattori, McLeland, & Naughton
Multiprocessor system connected by a duplicated system bus having a bus status notification line
 A multiprocessor system having the capability of increasing the speed of a bus clock while retaining high reliability and fault tolerant performance as well as utilizing the current operating system resources. The multiprocessor system is made up of a plurality of processor modules connected together through a duplicated system bus. The duplicated system bus is divided into a plurality of segments, and these segments are coupled together by at least one bus extender mechanism. The multiprocessor system is also provided with first notification means which is provided between bus control mechanisms for controlling the states of physical buses and the bus extender mechanism, and the bus control mechanisms and the bus extender mechanism are mutually notified of the state of each mechanism through the first notification means. 
Fujitsu Limited
G
G06F
inventional
Hajime Nobuhisa Toshihide Jun
Takahashi Hattori Tsuzuki Funaki