Blakely, Sokoloff, Taylor & Zafman LLP
Integrated circuit I/O using a high performance bus interface
 The present invention includes a memory device having a plurality of independently addressable memory sections, each of the memory sections is assigned a portion of the range of addresses. A plurality of address registers coupled to the plurality of the memory sections, each address register for storing information indicating a portion of the range of addresses that corresponds to one of the plurality of memory sections. One of the plurality of the address registers specifies that a zero portion of the range of the addresses is assigned to one of the plurality of memory sections if the at least one of the plurality of the memory sections is defective. 
Rambus Inc.
G G G G G G G G G G G G G G G G G G G G G G G G G G G G G G G G G G G G Y
G11C G11C G06F G11C G11C G06F G11C G06F G11C G11C G11C G11C G11C G06F G06F G11C G11C G06F G11C G11C G06F G06F G11C G11C G11C G06F G11C G11C G11C G11C G06F G06F G11C G06F G11C G11C Y02D
inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional additional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional additional inventional inventional inventional inventional inventional inventional additional inventional inventional additional
Michael Mark
Farmwald Horowitz