Hayes Soloway P.C.
Circuit for enhancing robustness of sub-threshold SRAM memory cell
A circuit for improving process robustness of sub-threshold SRAM memory cells serves as an auxiliary circuit for a sub-threshold SRAM memory cell. The output of the circuit is connected to PMOS transistors of the sub-threshold SRAM memory cell and substrate of PMOS transistors in the circuit. The circuit includes a detection circuit for threshold voltages of the PMOS transistors and a differential input and single-ended output amplifier. The circuit changes the substrate voltage of the PMOS transistors in the sub-threshold SRAM memory cell and the PMOS transistors in the circuit in a self-adapting manner by detecting threshold voltage fluctuations of PMOS and NMOS transistor resulted from process fluctuations and thereby regulates the threshold voltages of the PMOS transistors, so that the threshold voltages of the PMOS and NMOS transistors match. The circuit improves the noise margin of sub-threshold SRAM memory cells and the process robustness of sub-threshold SRAM memory cells.
Southeast University
G H G G
G11C H01L G11C G11C
inventional inventional inventional inventional
Fei Xinning Longxing Jun Jiafeng Yuan Na Hong Yifeng Yingcheng Yue Cai
Pan Liu Shi Yang Zhu Chen Bai Chang Deng Xia Feng Gong