Volentine & Whitt, PLLC
Memory cell array and semiconductor memory device including the same
A memory cell array with open bit line structure includes a first sub memory cell array, a second sub memory cell array, a sense-amplifier/precharge circuit, first capacitors and second capacitors. The first sub memory cell array is activated in response to a first word line enable signal, and the second sub memory cell array is activated in response to a second word line enable signal. The sense-amplifier/precharge circuit is connected to the first sub memory cell array through first bit lines and to the second sub memory cell array through second bit lines, and the sense-amplifier/precharge circuit precharges the first bit lines and the second bit lines and amplifies data provided from the first sub memory cell array and the second sub memory cell array.
Samsung Electronics Co., Ltd.
G G G G
G11C G11C G11C G11C
inventional inventional inventional inventional
Jung-Bae Yun-Sang Woo-Jung
Lee Lee Sun