JCIPRNET
Resistive random access memory and resetting method thereof
Provided is a resistive random access memory (RRAM) including at least one memory cell. The at least one memory cell includes a top electrode, a bottom electrode, a data storage layer, an oxygen gettering layer, a first barrier layer, and an oxygen supplying layer. The data storage layer is disposed between the top electrode and the bottom electrode. The oxygen gettering layer is disposed between the data storage layer and the top electrode. The first barrier layer is disposed between the oxygen gettering layer and the data storage layer. The oxygen supplying layer is disposed between the oxygen gettering layer and the top electrode and/or between the oxygen gettering layer and the first barrier layer.
Winbond Electronics Corp.
G H G G G G H G H G G H H H
G11C H01L G11C G11C G11C G11C H01L G11C H01L G11C G11C H01L H01L H01L
inventional inventional additional additional inventional inventional inventional inventional inventional inventional additional inventional inventional inventional
Yu-Ting Ping-Kun Shao-Ching Ming-Che Chi-Ching Chang-Tsung
Chen Wang Liao Lin Liu Pai