IP & T Group LLP
Semiconductor memory device and method for operating thereof
Provided herein may be a semiconductor memory device including a memory cell, a read and write circuit, a current sensing circuit, and control logic. The memory cell array includes a plurality of memory cells. The read and write circuit includes a plurality of page buffers coupled to the plurality of memory cells through a plurality of bit lines, respectively. The current sensing circuit is coupled to the read and write circuit through a plurality of sensing lines. The control logic is configured to control operations of the current sensing circuit and the read and write circuit. At least two page buffers among the plurality of page buffers are coupled to one of the plurality of sensing lines. The control logic controls the read and write circuit to simultaneously perform a current sensing operation for the at least two page buffers.
SK hynix Inc.
G G G G G G G G G
G11C G11C G11C G11C G11C G11C G11C G11C G11C
inventional inventional inventional additional additional inventional inventional inventional additional
Ji Hwan Kwang Ho Seong Je Young Don Jung Hwan Jung Mi
Kim Baek Park Jung Lee Ko