Foley & Lardner LLP
Semiconductor package structure and semiconductor process
Disclosed is a semiconductor package structure and manufacturing method. The semiconductor package structure includes a first dielectric layer, a second dielectric layer, a component, a patterned conductive layer and at least two conductive vias. The first dielectric layer has a first surface and a second surface opposite the first surface. The second dielectric layer has a first surface and a second surface opposite the first surface. The second surface of the first dielectric layer is attached to the first surface of the second dielectric layer. A component within the second dielectric layer has at least two electrical contacts adjacent to the second surface of the first dielectric layer. The patterned conductive layer within the first dielectric layer is adjacent to the first surface of the first dielectric layer. The conductive vias penetrate the first dielectric layer and electrically connect the electrical contacts with the patterned conductive layer.
ADVANCED SEMICONDUCTOR ENGINEERING, INC.
H H H H H H H H H
H01L H05K H01L H01L H01L H01L H01L H01L H01L
inventional inventional inventional inventional inventional inventional inventional additional inventional
Chih-Cheng Cheng-Lin Yuan-Chang
Lee Ho Su