Branch ordering buffer
A branch ordering buffer. One disclosed apparatus includes a processor state management circuit to maintain a primary state and a shadow state, each of the primary state and the shadow state including mappings from logical registers to physical registers. The primary state is a speculative state. This disclosed apparatus also includes a branch ordering circuit to prevent the shadow state from advancing beyond a branch instruction until commitment of the branch instruction.
Intel Corporation
G G G G G
G06F G06F G06F G06F G06F
inventional inventional inventional inventional inventional
Shlomit Darrell D. Alan
Weiss Boggs Kyker