IP & T Group LLP
Method and gate structure for threshold voltage modulation in transistors
A method of fabricating a semiconductor device. A substrate (PMOS/NMOS regions) is prepared. A high-k dielectric layer is formed over the substrate. A threshold voltage modulation layer is formed over the dielectric layer of the NMOS region. A first work function layer is formed over the threshold voltage modulation layer and the dielectric layer of the PMOS region. An oxidation suppressing layer is formed over the first work function layer of the NMOS region. A second work function layer is formed over the oxidation suppressing layer and the first work function layer of the PMOS region. A first gate stack including the dielectric layer, the first work function layer and the second work function layer is formed over the PMOS region. A second gate stack including the dielectric layer, the threshold voltage modulation layer, the first work function layer and the oxidation suppressing layer is formed over NMOS region.
SK Hynix Inc.
H H H H H H H H H H
H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L
additional additional inventional inventional inventional inventional inventional inventional inventional inventional
Hyung-Chul Moon-Sig Se-Aug Seung-Mi Yun-Hyuck
Kim Joo Jang Lee Ji