Vierra Magen Marcus & DeNiro LLP
Memory device having at least a first and a second operating mode
An integrated circuit memory device comprises a latch circuit to load an address using a first control signal. A first signal level transition of the first control signal is used to load the address. A memory array stores data at a memory location that is based on the address. An output buffer outputs the data after a period of time from the first signal level transition. A register stores a value that specifies between at least a first mode and a second mode. When the value specifies the first mode, the output buffer outputs the data in response to address transitions that occur after the first signal level transition. When the value specifies the second mode, the output buffer outputs data synchronously with respect to an external clock signal.
Rambus Inc.
G G G Y G G G G G
G11C G11C G11C Y02D G11C G11C G11C G06F G11C
inventional inventional inventional additional inventional inventional inventional inventional inventional
Craig Edward Frederick Abbot Mark Alan Richard Maurice
Hampel Ware Horowitz Barth