Conley, Rose & Tayon, PC
Apparatus for providing memory and register operands concurrently to functional units
 An apparatus including address generation units, corresponding reservation stations, and a speculative register file is provided. Decode units provide memory operation information to the corresponding reservation stations while the associated instructions are being decoded. The speculative register file stores speculative register values corresponding to previously decoded instructions. The speculative register values are generated prior to execution of the previously decoded instructions. If the register operands included in the address operands of an instruction are stored in the speculative register file, then the memory operation may be passed through the corresponding reservation station to an address generation unit. The address generation unit generates the data address from the address operands and accesses a data cache while register operands corresponding to the instruction are requested from a register file and reorder buffer. 
Advanced Micro Devices, Inc.
G G G
G06F G06F G06F
inventional inventional inventional
Thang M. Rupaka
Tran Mahalingaiah