Spectrum IP Law Group LLC
Adaptive multibit bus for energy optimization
Methods and apparatus relating to an adaptive multibit bus for energy optimization are described. In an embodiment, a 1-bit interconnect of a processor is caused to select between a plurality of operational modes. The plurality of operational modes comprises a first mode and a second mode. The first mode causes transmission of a single bit over the 1-bit interconnect at a first frequency and the second mode causes transmission of a plurality of bits over the 1-bit interconnect at a second frequency based at least in part on a determination that an operating voltage of the 1-bit interconnect is at a high voltage level and that the second frequency is lower than the first frequency. Other embodiments are also disclosed and claimed.
Intel Corporation
H G G G G G G G Y G G G G G H G G G G
H03K G09G G09G G09G G06F G09G G06F G09G Y02D G09G G09G G09G G09G G09G H03K G09G G09G G09G G06F
inventional inventional inventional inventional inventional inventional inventional additional additional additional additional additional additional additional inventional inventional additional inventional inventional
Sanjeev S. Altug Anupama A. Tapan A. Abishek R. Joydeep
Jahagirdar Koker Thaploo Ganpule Appu Ray