Saile Ackerman LLC
Implementation of a one time programmable memory using a MRAM stack design
An integrated circuit includes a magnetic OTP memory array formed of multiple magnetic OTP memory cells having an MTJ stack with a fixed magnetic layer, a tunnel barrier insulating layer, a free magnetic layer, and a second electrode. When a voltage is applied across the magnetic OTP memory cell, the resistance of the MTJ stack and the gating transistor form a voltage divider to apply a large voltage across the MTJ stack to breakdown the tunnel barrier to short the fixed layer to the free layer. The integrated circuit has multiple MRAM arrays configured such that each of the multiple MRAM arrays have performance and density criteria that match MOS transistor based memory including SRAM, DRAM, and flash memory. The integrated circuit may include a functional logic unit connected with the magnetic OTP memory arrays and the MRAM arrays for providing digital data storage.
Headway Technologies, Inc.
G G G G H G G H G G G G G
G11C G11C G11C G11C H01L G11C G11C H01L G11C G11C G11C G11C G11C
inventional inventional inventional inventional inventional inventional inventional additional inventional additional inventional inventional inventional
Guenole Po-Kang Yuan-Jen Huanlong Jian
Jan Wang Lee Liu Zhu