Vierra Magen Marcus LLP
Reducing read disturb in two-tier memory device by modifying ramp up rate of word line voltages during channel discharge
Techniques for reducing read disturb of memory cells in a two-tier stack having a lower tier and an upper tier separated by an interface. In a read operation, the channels of NAND strings are discharged before reading the selected memory cells. The discharge involves ramping up the word line voltages and grounding the ends of the NAND strings. To increase the discharge, a ramp up rate may be greater for the selected word line and for dummy memory cells adjacent to the interface, compared to the ramp up rate for the unselected word lines. In an option, the greater ramp up rate is also used for the word lines between the selected word line and the interface. In another option, the greater ramp up rate is used for the word lines in the same tier as the selected word line.
SanDisk Technologies LLC
G H G G G G H G G H H H G G H G G G G G
G11C H01L G11C G11C G11C G11C H01L G11C G11C H01L H01L H01L G11C G11C H01L G11C G11C G11C G11C G11C
inventional additional inventional additional additional additional additional inventional inventional additional inventional inventional inventional additional additional inventional inventional inventional inventional inventional
Yingda Hong-Yan Wei
Dong Chen Zhao