Oliff & Berridge, PLC
Layered chip package and method of manufacturing same
A layered chip package includes a main body and a plurality of through electrodes. The main body includes a plurality of layer portions stacked and a plurality of through holes that penetrate all the plurality of layer portions. The plurality of through electrodes are provided in the plurality of through holes of the main body and penetrate all the plurality of layer portions. Each of the plurality of layer portions includes a semiconductor chip. At least one of the plurality of layer portions includes wiring that electrically connects the semiconductor chip to the plurality of through electrodes. The wiring includes a plurality of conductors that make contact with a through electrode that is exposed in the wall faces of any one of the plurality of through holes and passes through the through hole.
SAE Magnetics (H.K.) Ltd. Headway Technologies, Inc. TDK Corporation
H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H
H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L
additional additional additional additional additional additional inventional additional additional inventional additional additional additional additional additional inventional additional additional additional additional additional additional inventional inventional inventional additional additional additional additional additional inventional inventional inventional additional additional inventional additional
Atsushi Hiroyuki Tatsuya Yoshitaka
Iijima Ito Harada Sasaki