Treyz Law Group
Systems and methods for providing memory controllers with memory access request merging capabilities
An integrated circuit may include a memory controller serving as an interface between master processing modules and system memory. The master processing modules may provide memory access requests to the memory controller along with respective tag identifications. The memory controller may place the memory access requests in a queue for fulfillment. The memory controller may include a merging module that generates a memory access request to replace two or more memory access requests previously received from the master processing modules. The merging module may store information associated with the memory access requests that were merged and use the stored information to assign appropriate tag identifications to portions of data obtained from system memory when fulfilling the generated memory access request. The memory controller may include a verification module that can be used with test equipment to optimize the design of the master processing modules for improved memory access performance.
Altera Corporation
G G
G11C G06F
inventional inventional
Ravish Ching-Chi Caroline Ssu-Min Chiakang Jeffrey Michael H. M.
Kapasi Chang Chen Sung Schulz Chu