Antonelli, Terry, Stout & Kraus, LLP
Floating-point arithmetic processing apparatus
 A floating-point arithmetic processing apparatus has a circuit for generating a limit value for normalization shift by subtracting an exponent of the minimum value of a normalized number from a value of an exponent of an intermediate result, and a circuit for generating, as a normalization shift number, smaller one of a shift number necessary for making the mantissa of the intermediate result a normalized number and the limit value for normalization shift. The floating-point arithmetic processing apparatus further has a circuit having a circuit for detecting a condition for overflow before the rounding process and a circuit for generating a value in the case of overflow, so that a predetermined value is delivered as a final result only when the overflow condition is detected before the rounding process but in the other case, a result obtained by performing the normalization process and the rounding process is delivered. When no overflow takes place before the rounding process but overflow occurs after the rounding process, the result obtained by performing the normalization process and the rounding process is delivered as a final result. 
Hitachi, Ltd.
G G
G06F G06F
inventional inventional
Hiromichi Takahiro Tatsumi Noriyasu Yoshikazu Fumio Eiki
Yamada Nishiyama Yamauchi Ido Kiyoshige Murabayashi Kamada