Slater & Matsil, L.L.P.
Multi-phase clock generator and data transmission lines
An embodiment is an integrated circuit. The integrated circuit comprises a clock generator and data transmission lines. The clock generator generates clock signals. At least some of the clock signals have a phase difference from an input clock signal input into the clock generator, and at least some of the clock signals have a different phase difference with respect to at least another of the clock signals. Each of the data transmission lines is triggered at least in part by at least one of the clock signals.
Taiwan Semiconductor Manufacturing Company, Ltd.
H H H H
H03L H03K H03K H03K
additional inventional inventional additional
Min-Shueh Yung-Chow Chih-Hsien
Yuan Peng Chang