Kowert, Hood, Munyon, Rankin & Goetzel, P.C.
Power throttling in a multicore system
An apparatus includes a plurality of processor cores, a cache memory that includes a plurality of banks, and a power management circuit. The power management circuit is configured to maintain a power credit approach for the apparatus that includes tracking a total number of currently available power credits, and to store a plurality of threshold values. Each threshold value is associated with one or more of a plurality of throttling actions. In response to the total number of currently available power credits reaching a particular threshold value of the plurality of threshold values, the power management circuit performs the one or more throttling actions associated with the particular threshold value. The plurality of throttling actions includes selectively throttling one or more of the plurality of processor cores, and selectively throttling one or more of the plurality of banks in the cache memory.
Apple Inc.
G G G G Y G
G06F G06F G06F G06F Y02D G06F
inventional inventional inventional inventional additional inventional
Syed F. Nitin Hao Ching Elizabeth
Ali Bhargava Chen Ho