Pramudji Law Group PLLC
Refresh circuit for use with integrated circuits
Various implementations described herein are directed to an integrated circuit having a cache with memory components that store data with multiple addresses. The integrated circuit may include a controller that communicates with the cache to provide directives to the cache. The integrated circuit may include a refresh circuit that interprets the directives received from the controller to generate interpretation information based on determining one or more particular addresses of the multiple addresses that no longer need refreshing. The refresh circuit may further employ the interpretation information to skip the need for refreshing the one or more particular addresses pointing to the memory components in the cache that no longer need refreshing.
Arm Limited
G G G G G G G Y G G G G G G G G G
G06F G11C G06F G06F G11C G06F G11C Y02D G06F G11C G06F G11C G06F G06F G11C G11C G06F
additional inventional inventional inventional inventional inventional additional additional inventional inventional additional inventional additional inventional inventional inventional additional
Wei
Wang