Proskauer Rose LLP
Reorder buffer architecture for accessing partial word operands
 A reorder buffer for an out-of-order issue/execute superscalar microprocessor is composed of a destination register unit, four data units, and a destination tag unit. The destination register and tag units are each made up of content addressable memory shift registers, while the data units are made up of random access memory shift registers which contain partial word operands. When an instruction is decoded, the destination register and tag units generate read and write match signals, respectively, for the data registers. The data registers are associated with corresponding lookup circuits and read/write driver cells. A valid bit is derived from a result byte input, and is used to selectively enable the lookup circuits and read/write driver cells to access the partial word operands in the data registers. Thus, the valid bit, in combination with the read and write match signals, provides the inventive reorder buffer with the ability to independently execute partial word operands in parallel. 
Industrial Technology Research Institute
G G G G G G
G06F G06F G06F G06F G06F G06F
inventional inventional inventional inventional inventional inventional
Chien-Kou V. Ching-Tang George Shiang Jyh
Tien Chang Lai