Kilpatrick Townsend & Stockton LLP
Active trace assertion based verification system
A computer processes simulation data indicating values of circuit signals as functions of simulation time to determine whether a circuit exhibits a property defined by an assertion. The assertion expresses the property as a sequence of expressions, each a function of one or more variables, where each variable represents a value of one or more signals or a value of another sequence of expressions. The assertion statement separately defines an evaluation time for each expression, a particular simulation time at which the expression is to be evaluated. Each expression must evaluate true if the circuit has the property. The computer produces a display including a representation of each expression of the property including a separate variable symbol for each of its variables. For each expression that evaluated false, the computer identifies each variable that caused that expression to evaluate false and distinctively marks that variable's symbol relative to other variable symbols within the display. For each expression that evaluated true, the computer identifies the evaluation time contributing the fulfillment of assertion property. The computer also annotates the representation of each expression with its corresponding evaluation time and annotates each displayed variable symbol with a value of the variable it represents.
Synopsys, Inc.
G G
G06F G06F
inventional inventional
Chun-Yi Yung-Chuan Kuen-Yang
Lo Chen Tsai