Blakely, Sokoloff, Taylor & Zafman
Method and apparatus for power control in devices
 A power control circuit to minimize power consumption of CMOS circuits by disabling/enabling the clock input to the CMOS circuit. A phase locked loop (PLL) or delay locked loop (DLL) drives a capacitive load of the component and a dummy load comparable to the component load. A standby latch is provided to control the clock input to the component. In a standby state, the clock signal is not provided to the component but the PLL/DLL continues to operate, driving the dummy load. Thus, when it is desirable to power on the circuit, the standby latch is reset and the clock signal is provided to the component, thereby turning on the component with little latency. 
Rambus, Inc.
G
G11C
inventional
Frederick A. Matthew M. Mark A. John B. Richard M. James A.
Ware Griffin Horowitz Dillon Barth Gasbarro