The Marbury Law Group PLLC
Three dimensional NAND memory device with common bit line for multiple NAND strings in each memory block
Two vertical NAND strings can share a common bit line by providing two pairs of drain select transistors. Channels of each vertical NAND string containing an adjoining pair of drain select transistors are incorporated into a respective vertical semiconductor channel, which is adjoined to a respective drain region which is connected to the common bit line. The drain select transistors have mismatched threshold voltages at each level such that each vertical NAND string includes a level at which a respective drain select transistor has a higher threshold voltage than a counterpart drain select transistor for the other vertical NAND string at the same level. By turning on three drain select transistors out of four, only one vertical NAND string can be activated while the common bit line is biased at a suitable bias voltage. A programming operation or a read operation can be performed only on the activated NAND string.
SANDISK TECHNOLOGIES LLC
G G G H H H H
G11C G11C G11C H01L H01L H01L H01L
inventional inventional inventional inventional additional additional additional
Murshed Andrew Johann Yanli Raghuveer S. Jin
Chowdhury Lin Alsmeier Zhang Makala Liu