Fault processing for direct memory access address translation
An embodiment of the present invention is a technique to process faults in a direct memory access address translation. A register set stores global control or status information for fault processing of a fault generated by an input/output (I/O) transaction requested by an I/O device. An address translation structure translates a guest physical address to a host physical address. The guest physical address corresponds to the I/O transaction and is mapped to a domain. The address translation structure has at least an entry associated with the domain and domain-specific control information for the fault processing.
Intel Corporation
G G G G G G G G G
G06F G06F G06F G06F G06F G06F G06F G06F G06F
inventional additional additional inventional inventional inventional inventional inventional inventional
Balaji Ku-jei Richard Ioannis Rajesh Gilbert
Vembu King Uhlig Schoinas Madukkarumukumana Neiger