Morgan, Lewis & Bockius LLP
Apparatus and method for pipelined memory operations
A memory device has interface circuitry and a memory core which make up the stages of a pipeline, each stage being a step in a universal sequence associated with the memory core. The memory device has a plurality of operation units such as precharge, sense, read and write, which handle the primitive operations of the memory core to which the operation units are coupled. The memory device further includes a plurality of transport units configured to obtain information from external connections specifying an operation for one of the operation units and to transfer data between the memory core and the external connections. The transport units operate concurrently with the operation units as added stages to the pipeline, thereby creating a memory device which operates at high throughput and with low service times under the memory reference stream of common applications.
Rambus Inc.
G G G G G G
G11C G11C G11C G11C G06F G11C
inventional inventional inventional inventional inventional inventional
Donald C. Richard M. Frederick A. Craig E. Ely K. John B. Mark A.
Stark Barth Ware Hampel Tsern Dillon Horowitz