Control of backgate bias for low power high speed CMOS/SOI devices
 Complimentary metal oxide silicon transistors fabricated on silicon-on-insulator substrates are configured to allow separately controllable and independent backgate bias for adjacent complimentary devices on the same substrate. By means of deep implantation of boron, a backgate bias P- well (26,126) is positioned on the N-substrate (17,117) at a front surface of the N- substrate behind the N channel transistor of a complimentary pair. The backgate bias P- well (26,126) is provided with an electrical contact (48,148) at the front of the device, as is the N- silicon substrate to enable independent application of separate bias voltage of different polarities and appropriate magnitude. 
Hughes Aircraft Company
H H H Y
H01L H01L H01L Y10S
inventional inventional inventional additional
Joseph E. Mei Chen-Chi P. Maw-Rong
Farb Li Chang Chin