Method and apparatus for automatic timing-driven implementation of a circuit design
A method and apparatus for automatic, timing-driven implementation of a circuit design. In one embodiment, the different phases of implementing a circuit design are iteratively performed using timing constraints that are automatically and dynamically generated in each iteration. The process aids in identifying and achieving a maximum performance level of the implemented design. In another embodiment, selected numbers of critical connections are used to dynamically vary the timing constraint. In general, a number of connections is automatically selected from the circuit design and used to derive a new timing constraint to be applied in the next iteration. Slack values associated with paths in the design are also used in deriving the new timing constraint.
Xilinx, Inc.
G G
G06F G06F
inventional inventional
Kamal Sudip K. Jason H. Madabhushi V. R. Sandor S.
Chaudhary Nag Anderson Chari Kalman