Okamoto & Benedicto LLP
Phase-locked loop architecture and clock distribution system
One embodiment relates to an integrated circuit including a first strip of phase-locked loop (PLL) circuits on a first side of the integrated circuit, and a second strip of PLL circuits on a second side of the integrated circuit which is opposite from the first side. The PLL circuits in the first and second strips may be configured by programming the integrated circuit. Another embodiment relates to an integrated circuit including a plurality of phase-locked loop (PLL) circuits and a plurality of physical media attachment (PMA) triplet modules adjacent to the plurality of PLL circuits. Each PMA triplet module includes first, second and third channels. The first and third channels are arranged for use as receiving channels, and the second channel is arranged to be configurable as either a receiving channel or a clock multiplication unit. Other embodiments and features are also disclosed.
Altera Corporation
H G H H H H H
H03L G06F H03L H04L H03L H03L H03L
inventional inventional additional inventional inventional inventional inventional
Weiqi Sriram Thungoc M. Tim Tri Tien Duc Richard G. Kumara Sergey
Ding Narayan Tran Hoang Pham Cliff Tharmalingam Shumarayev