Chip Law Group
Memory apparatus and method of controlling memory apparatus
A memory apparatus includes a memory cell disposed at an intersection of a first wiring line and a second wiring line, and including a variable resistor and a selector, the variable resistor having a resistance state that changes to a first resistance state and a second resistance state, and a drive circuit that writes data to the memory cell by changing the variable resistor from the first resistance state to the second resistance state, and erases the data stored in the memory cell by changing the variable resistor from the second resistance state to the first resistance state. When erasing the data, the drive circuit changing in a stepwise manner a voltage applied to the memory cell, and changing in a stepwise manner a current limit value that limits a magnitude of a current flowing through the memory cell.
SONY SEMICONDUCTOR SOLUTIONS CORPORATION
G G G G G G G G G G G
G11C G11C G11C G11C G11C G11C G11C G11C G11C G11C G11C
additional inventional inventional inventional inventional inventional additional inventional inventional inventional additional
Makoto Yotaro Haruhiko Jun
Kitagawa Mori Terada Okuno