Vierra Magen Marcus LLP
Bias to detect and prevent short circuits in three-dimensional memory device
In a three-dimensional stacked non-volatile memory device, a short circuit in a select gate layer is detected and prevented. A short circuit may occur when charges which are accumulated in select gate lines due to plasma etching, discharge through a remaining portion of the select gate layer in a short circuit path when the select gate lines are driven. To detect a short circuit, during a testing phase, an increasing bias is applied is applied to the remaining portion while a current is measured. An increase in the current above a threshold indicates that the bias has exceed a breakdown voltage of a short circuit path. A value of the bias at this time is recorded as an optimal bias. During subsequent operations involving select gate transistors or memory cells, such as programming, erasing or reading, the optimal bias is applied when the select gate lines are driven to prevent a current flow through the short circuit.
SanDisk Technologies Inc.
G G G G G G G H G G
G11C G11C G11C G11C G11C G11C G11C H01L G11C G11C
additional additional inventional inventional additional inventional inventional additional inventional inventional
Yingda Wei Jayavel Jiahui
Dong Zhao Pachamuthu Yuan