Maschoff Brennan
Cell layout of semiconductor device
A cell layout, a cell layout library and a synthesizing method are disclosed. The cell layout includes a cell block and a tapping connector. The cell block has a pin. The pin being disposed at a Nth metal layer in the cell layout. The tapping connector is disposed at a (N+1)th metal layer and a (N+2)th metal layer and stacked above the pin of the cell block. The tapping connector is electrically connected to the pin and forms an equivalent tapping point of the pin of the cell block. N is a positive integer greater than or equal to 1.
TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
G G G G
G06F G06F G06F G06F
additional inventional inventional inventional
Yi-Lin Huang-Yu Yun-Han
Chuang Chen Lee