Semiconductor package for memory chips
A semiconductor package includes two substrates each having a plurality of electrical connection pads, at least one chip mounted on each of the substrates, an encapsulation body formed on each of the substrates for encapsulating the chip, and an cover for receiving the substrates and the chips therein. The chip is electrically connected to the electrical connection pads. The electrical connection pads are exposed from the cover and located on the same surface or oppositely arranged. The substrates and the cover each substantially has a rectangular shape, with a longer side of each of the substrates being vertical to a longer side of the cover. The semiconductor package is incorporated with multiple chips to enhance the performance and memory capacity thereof, and the substrates are smaller than those in the prior art and thus are more cost-effective to fabricate.
Siliconware Precision Industries Co., Ltd.
H H H H H H H H H H H H H H H H G
H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L G11C
additional additional additional inventional inventional inventional additional additional inventional additional additional additional inventional additional additional additional inventional
Chih-Ming Chin-Huang Cheng-Chian Cheng-Hsu Min-Nan
Huang Chang Chiang Hsiao Tsai