Baker & McKenzie LLP
Output buffering circuit, amplifier device, and display device with reduced power consumption
An output buffering circuit of a driver device for a display includes a first amplifier circuit having a first input stage, coupled between an upper power supply and a lower power supply, and a first output stage, coupled between the upper power supply and a first intermediate power supply that is greater than the lower power supply, and a second amplifier circuit having a second input stage coupled between the upper power supply and the lower power supply, and a second output stage coupled between a second intermediate power supply that is lower than the upper power supply and the lower power supply.
Himax Technologies Limited
G G G
G09G G09G G09G
additional additional inventional
Ching-Chung Chin-Tien
Lee Chang