McDermott, Will & Emery
Non-volatile semiconductor memory having an array of non-volatile memory cells and method for driving the same
 An array of non-volatile memory cells arranged in rows and columns is provided. Each memory cell is composed of a transistor made up of a gate, a source, and drain and a capacitance section. Each memory cell is connected to a row decoder through a wordline, to a column decoder through a bitline, and to a source decoder through a sourceline. Arranged in a path extending from a bitline to a sourceline through a transistor is an anisotropic resistance section, e.g., a diode, exhibiting different voltage-current characteristics for different levels of voltages applied thereacross. Because of such arrangement, leakage current occurring to a deselected memory cell in a reading operation can be reduced or can be eliminated. Read errors due to leakage current can be avoided and the power consumption can be reduced. 
Matsushita Electric Industrial Co., Ltd.
G G H H H H
G11C G11C H01L H01L H01L H01L
inventional inventional inventional inventional inventional inventional
Toshiki Ichirou Yasushi Yoshinori Akira
Mori Nakao Okuda Odake Asai