Womble Bond Dickinson (US) LLP
Apparatus to optimize GPU thread shared local memory access
One embodiment provides for a graphics processor comprising first logic coupled with a first execution unit, the first logic to receive a first single instruction multiple data (SIMD) message from the first execution unit; second logic coupled with a second execution unit, the second logic to receive a second SIMD message from the second execution unit; and third logic coupled with a bank of shared local memory (SLM), the third logic to receive a first request to access the bank of SLM from the first logic, a second request to access the bank of SLM from the second logic, and in a single access cycle, schedule a read access to a read port for the first request and a write access to a write port for the second request.
INTEL CORPORATION
G G G G G G G
G06F G06F G06F G06F G06F G06F G06F
inventional inventional inventional inventional additional additional inventional
James A. Abhishek R. Bharath Narasimha Joydeep
Valerio Appu Swamy Ray