F. Chau & Associates, LLC
CMOS semiconductor devices having elevated source and drain regions and methods of fabricating the same
A Complementary Metal Oxide Semiconductor (CMOS) device is provided. The CMOS device includes an isolation layer provided in a semiconductor substrate to define first and second active regions. First and second gate patterns are disposed to cross over the first and second active regions, respectively. A first elevated source region and a first elevated drain region are disposed at both sides of the first gate pattern respectively, and a second elevated source region and a second elevated drain region are disposed at both sides of the second gate pattern respectively. The first elevated source/drain regions are provided on the first active region, and the second elevated source/drain regions are provided on the second active region. A first gate spacer is provided between the first gate pattern and the first elevated source/drain regions. A second gate spacer is provided to cover edges of the second elevated source/drain regions adjacent to the second gate pattern and an upper sidewall of the second gate pattern. Methods of fabricating the CMOS device is also provided.
Samsung Electronics Co., Ltd.
H H H H H H H H
H01L H01L H01L H01L H01L H01L H01L H01L
inventional additional inventional inventional inventional inventional inventional inventional
Tetsuji Ho Dong-Suk Hwa-Sung Seung-Hwan
Ueno Lee Shin Rhee Lee