Jaffery Watson Mendonsa & Hamilton LLP
Control surface access using flat memory mapping
Embodiments described herein provide an apparatus comprising a processor to allocate a first memory space for data for a graphics workload, the first memory comprising a first plurality of addressable memory locations, allocate a second memory space for compression metadata relating to the data for the graphics workload, the second memory space comprising a second plurality of addressable memory locations and having an amount of memory corresponding to a predetermined ratio of the amount of memory allocated to first memory space, and configure a direct memory mapping between the first plurality of addressable memory locations and the second plurality of addressable memory locations. Other embodiments may be described and claimed.
INTEL CORPORATION
H G G G G G G
H04L G06F G06F G06F G06F G06F G06F
inventional inventional inventional inventional additional inventional inventional
Joydeep Niranjan L. John H. Prasoonkumar Altug Abhishek R. Vidhya Ronald W.
Ray Cooray Feit Surti Koker Appu Krishnan Silvas