Muir Patent Law, PLLC
Semiconductor device including redundancy cell array
Provided is a semiconductor device and a manufacturing method thereof. The semiconductor device may include a first cell array, a first fuse circuit, a first spare cell array, a second spare cell array, and a redundancy select controller. The first fuse circuit may be configured to store a first failed address corresponding to one or more defective memory cells in the first cell array. Each of the first and second spare cell arrays may include a plurality of spare memory cells configured to replace first and second defective memory cells in the first cell array, respectively. For replacing the first and second defective memory cells, the redundancy select controller may be configured to selectively assign the first fuse circuit to either one or both of the first and second spare cell arrays.
SAMSUNG ELECTRONICS CO., LTD.
G G G G G G G G G
G11C G11C G11C G06F G11C G11C G11C G11C G11C
inventional inventional inventional additional additional additional inventional inventional inventional
Je-Min Ho-Young Yun-Young
Ryu Song Lee