High speed time interleaved sense amplifier circuits, methods and memory devices incorporating the same
A memory device can include first sense amplifiers coupled to bit lines of a memory array in a first access period and de-coupled from the bit lines in a first sense period, the first sense amplifiers configured to amplify data signals from the memory array in the first sense period; and second sense amplifiers coupled to the bit lines in a second access period that follows the first access period and configured to amplify data signals from the memory cell array in a second sense period that overlaps the first sense period.
Cypress Semiconductor Corporation
G G G
G11C G11C G11C
inventional inventional inventional
Morgan Thinh
Whately Tran