Nath & Associates
Place and route method for integrated circuit design
 The present invention provides a method of placing and routing metal wires for integrated circuit. In the method, a grid pattern is constructed by a plurality of floors with metal wires The grid size is set to be equal to a metal pitch. However, each via placed in the grid pattern has to be constrained by a checkerboard-like pattern. The checkerboard-like pattern consists of potential via sites and forbidden sites, wherein the potential via sites and the forbidden sites are intervened each other so that each potential via site in a comer of the grid has forbidden sites at its nearest neighbor corners. Furthermore, the connection cells is constructed and placed in a defined via site for connecting the metal wires in individually floor. 
Taiwan Semiconductor Manufacturing Co., Ltd.
H H H
H01L H01L H01L
additional inventional inventional
Boon-Khim Jing-Meng
Liew Liu