Wang Law Firm, Inc.
Control method for memory cell
A control method for at least one memory cell is disclosed. The memory cell includes a transistor and a resistor. The resistor is connected to the transistor in series between a first node and a second node. In a programming mode, the memory cell is programmed. When it is determined that the memory cell has been successfully programmed, impedance of the memory cell is in a first state. When it is determined that the memory cell has not been successfully programmed, a specific action is executed to reset the memory cell. The impedance of the memory cell is in a second state after the step resetting the memory cell. The impedance of the memory cell in the second state is higher than that of the memory cell in the first state.
Industrial Technology Research Institute
G G G G G G G G
G11C G11C G11C G11C G11C G11C G11C G11C
inventional inventional additional inventional additional inventional inventional additional
Ching-Chih Heng-Yuan Yen-Ya Pang-Shiu Yu-Sheng Frederick T.
Hsu Lee Hsu Chen Chen Chen