William Park & Associates Ltd.
CAS latency setting circuit and semiconductor memory apparatus including the same
A semiconductor memory apparatus includes a CAS latency setting circuit configured to change an initially-set CAS latency value in response to control signal pulses which are sequentially applied, during a test mode without changing settings of a mode register set during each test.
SK Hynix Inc.
G G G G G G G G G G
G11C G11C G11C G11C G11C G11C G11C G11C G11C G11C
inventional inventional inventional inventional additional additional inventional inventional inventional inventional
Seong Jun
Lee