Method for forming a lateral SCR device for on-chip ESD protection in shallow-trench-isolation CMOS process
A method for forming a lateral SCR device for on-chip ESD protection in shallow-trench-isolation CMOS process is provided. In the present lateral SCR device, the shallow trench isolation among the current conduction path of the lateral SCR device is removed and instead of a dummy gate. Thereby, the SCR device has a narrower anode-to-cathode spacing, and then the lateral SCR device can be turned on more quickly to protect the CMOS IC's in ESD events. Additionally, the silicon area of the substrate occupied by the lateral SCR device is also saved. This method for forming a lateral SCR device without shallow-trench-isolation regions in its current path can be fully process-compatible to general CMOS technologies by only changing layout patterns in the mask layers.
United Microelectronics Corp.
H H H
H01L H01L H01L
inventional inventional additional
Chyh-Yih Tien-Hao Ming-Dou
Chang Tang Ker