Perkins Coie LLP
Memory device with dynamic cache management
A memory system includes a memory array having a plurality of memory cells; and a controller coupled to the memory array, the controller configured to: select a garbage collection (GC) source block storing valid data, calculate a valid data measure for the GC source block for representing an amount of the valid data within the GC source block, and designate a storage mode for an available memory block based on the valid data measure, wherein the storage mode is for controlling a number of bits stored per each of the memory cells for subsequent or upcoming data writes.
Micron Technology, Inc.
G G G G G G G G G G G G G G G G
G06F G06F G06F G06F G06F G06F G06F G06F G06F G06F G06F G06F G06F G11C G06F G11C
inventional inventional additional additional additional inventional inventional inventional inventional inventional inventional inventional inventional additional additional additional
Daniel J. Kishore Kumar Sampath K. Ashutosh Peter Christopher S. Kevin R. Yun Marc S.
Hubbard Muchherla Ratnam Malshe Feeley Hale Brandt Li Hamilton