Meyertons, Hood, Kivlin, Kowert & Goetzel, P.C.
GPU predication
Techniques are disclosed relating to predication. In one embodiment, a graphics processing unit is disclosed that includes a first set of architecturally-defined registers configured to store predication information. The graphics processing unit further includes a second set of registers configured to mirror the first set of registers and an execution pipeline configured to discontinue execution of an instruction sequence based on predication information in the second set of registers. In one embodiment, the second set of registers includes one or more registers proximal to an output of the execution pipeline. In some embodiments, the execution pipeline writes back a predicate value determined for a predicate writer to the second set of registers. The first set of architecturally-defined registers is then updated with the predicate value written back to the second set of registers. In some embodiments, the execution pipeline discontinues execution of the instruction sequence without stalling.
Apple Inc.
G G G G G G G
G06F G06F G06F G06F G06F G06T G06F
additional inventional inventional additional inventional inventional additional
Brian K. Michael A. Andrew M.
Reynolds Geary Havlir