Michael Best & Friedrich LLP
Multi-stage decoder
An apparatus includes a memory die including a group of storage elements and one or more unallocated redundant columns. A number of the unallocated redundant columns is based on a number of one or more bad columns of the memory die. The apparatus further includes a controller coupled to the memory. The controller is configured to receive data and redundancy information associated with the data from the memory. The data includes a first bit, and the redundancy information includes a second bit. The redundancy information is sensed from the one or more unallocated redundant columns and has a size that is based on the number of one or more bad columns. The controller is further configured to determine a value of the first bit based on one or more parity check conditions associated with the second bit.
SanDisk Technologies LLC
G G H H G G H H G G H G H H H H G G G
G11C G06F H03M H03M G11C G11C H03M H03M G11C G06F H03M G06F H03M H03M H03M H03M G06F G06F G11C
additional inventional inventional additional additional inventional inventional inventional additional inventional inventional inventional additional additional inventional additional inventional inventional inventional
Ran Idan Eran Alexander
Zamir Alrod Sharon Bazarsky