CBM Patent Consulting, LLC
Circuit for reducing leakage current of SRAM memory array and control method for same
It discloses a circuit for reducing a leakage current of a static random access memory (SRAM) memory array and a control method for the same. The circuit includes a memory array power supply voltage control module, a memory array ground terminal voltage control module and a memory array. The present invention controls the voltages on the power supply terminal and the ground terminal of the memory array through the memory array power supply voltage control module and the memory array ground terminal control module, and may reduce the actual data retention voltages of the bitcells, thereby reducing the leakage power of the SRAM in a data retention state. Meanwhile, the present invention implements the function of adjusting the data retention voltage values of the bitcells by controlling different adjustment signals to cope with different design requirements.
NANJING LOW POWER IC TECHNOLOGY INSTITUTE CO., LTD.
G G G G
G11C G11C G11C G11C
additional additional inventional inventional
Xiaomin
Li