Antonelli, Terry Stout & Kraus, LLP
Method and apparatus for processing data in multiple modes in accordance with parallelism of program by using cache memory
 A data processing system having flexibility coping with parallelism of a program comprises a plurality of processor elements for executing instructions, a main memory shared by the plurality of processor elements, and a plurality of parallel operation control facilities for enabling the plurality of processor elements to operate in synchronism. The plurality of parallel operation control facilities are provided in correspondence to the plurality of processor elements, respectively. The data processing system further comprises a multiprocessor operation control facility for enabling the plurality of processor elements to operate independently, and a flag for holding a value indicating which of the parallel operation mode or the multiprocessor mode is to be activated. The shared cache memory is implemented in a blank instruction and controlled by a cache controller so that inconsistency of the data stored in the cache memory is eliminated. 
Hitachi, Ltd.
G G G G G G G G G G G G G G
G06F G06F G06F G06F G06F G06F G06F G06F G06F G06F G06F G06F G06F G06F
inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional
Kenichi Takashi Takeshi Masahiko Tadaaki Yasuhiro Masahiro Shigeya Yoshiki
Kurosawa Hotta Takemoto Saito Bandoh Nakatsuka Iwamura Tanaka Kobayashi