Pennie & Edmonds LLP
Method for verifying and improving run-time of a memory test
A method of generating and verifying a memory test is disclosed. A simulator is used to verify that the sequence of time-ordered commands complies with a set of operating constraints for the memory. A packer may thereafter be used to optimize run time of the verified test.
Rambus Inc.
G G G
G11C G11C G11C
inventional inventional inventional
John Philip Steven Cameron Mark Alan
Privitera Woo Horowitz