Dicke Billig Czaja PLLC
Memory cell that prevents charge loss
A memory cell including a substrate, a first dielectric layer, a floating gate, a second dielectric layer, and a control gate. The substrate includes a channel region situated between a drain region and a source region. The first dielectric layer is situated over the channel region and the floating gate is capacitively coupled to the channel region through the first dielectric layer. The second dielectric layer is situated over the floating gate and the control gate is capacitively coupled to the floating gate through the second dielectric layer. A dielectric nitride layer is situated between the floating gate and the second dielectric layer to prevent charge loss from the floating gate to the second dielectric layer.
HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.
H H H B H H H H H H H
H01L H01L H01L B41J H01L H01L H01L H01L H01L H01L H01L
inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional
Reynaldo Xin Ping Chaw-Sing
Villavelez Cao Ho