IP & T Group LLP
Nonvolatile memory devices having single-layered gates
A nonvolatile memory device includes an active region extending in a first direction, a first single-layered gate intersecting the active region and extending in a second direction, a second single-layered gate intersecting the active region and extending in the second direction, and a selection gate intersecting the active region. The selection gate includes a first selection gate main line and a second selection gate main line that intersect the active region to be parallel with the first and second single-layered gates, a selection gate interconnection line that connects a first end of the first selection gate main line to a first end of the second selection gate main line, and a selection gate extension that extends from a portion of the selection gate interconnection line to be disposed between first ends of the first and second single-layered gates.
SK Hynix Inc.
H H H H H H H H
H01L H01L H01L H01L H01L H01L H01L H01L
inventional inventional inventional inventional additional inventional inventional inventional
Sung Kun Jung Hoon Nam Yoon
Park Kim Kim