Myers Bigel Sibley & Sajovec, PA
Semiconductor devices having image sensor and memory device operation modes
A semiconductor device may include a plurality of banks; and a control unit configured to receive a command from an external device and independently control the plurality of banks according to the received command. Each bank comprises a pixel array including a plurality of pixels; a row decoder configured to activate word lines connected to the plurality of pixels under control of the control unit; a column decoder configured to activate bit lines connected to the plurality of pixels under control of the control unit; a sense amplifier and write driver configured to control and detect respective voltages of the activated bit lines to provide respective amplified voltages; and an input/output buffer configured to output data states of the pixels based on the respective amplified voltages. Related methods of operation are also discussed.
Samsung Electronics Co., Ltd.
G G G G G G G G
G09G G11C G11C G09G G09G G11C G09G G09G
inventional additional inventional inventional additional inventional inventional inventional
Kwanghyun Seokyong JuHwan Seunghoon Wang Hyun Sunjung
Lee Hong Jung Lee Kim Kim