Jaffery Watson Mendonsa & Hamilton LLP
Area-efficient implementations of graphics instructions
Embodiments are generally directed to area-efficient implementations of graphics instructions. An embodiment of an apparatus includes a graphics subsystem including one or more of a first logic for processing of memory read-return data for single-instruction-multiple-data instructions; a second logic for assembly of memory read-return data for media block instructions into shader register format; or a third logic to remap scatter or gather instructions to untyped surface instruction types. An embodiment of an apparatus includes a graphics subsystem including a translation lookaside buffer (TLB) and a data port controller to control the TLB, the data port controller including an incoming request pipeline to receive an incoming request with virtual address and generate a response, an incoming response pipeline to receive the response and generate a cache request, and an invalidation flow pipeline.
INTEL CORPOATION
G G G G G G G G G
G06T G06F G06F G06F G06T G06F G06F G06T G06F
inventional inventional additional additional inventional inventional inventional inventional inventional
Altug Vasanth Abhishek R. Prasoonkumar Joydeep
Koker Ranganathan Appu Surti Ray