Fenwick & West LLP
Drift adjustment in timing signal forwarded from memory controller to memory device based on a detected phase delay occurring on a second timing signal with a different frequency
A memory system in which a timing drift that would occur in distribution of a first timing signal for data transport in a memory device is determined by measuring the actual phase delays occurring in a second timing signal that has a frequency lower than that of the first timing signal and is distributed in one or more circuits mimicking the drift characteristics of at least a portion of distribution of the first timing signal. The actual phase delays are determined in the memory device and provided to a memory controller so that the phases of the timing signals used for data transport may be adjusted based on the determined timing drift.
Rambus Inc.
Y H H G G H H H H G G
Y02D H04L H03L G06F G06F H03L H04L H03L H04L G06F G06F
additional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional
Jun Pak Shing Wayne S.
Kim Chau Richardson