JCIPRNET
Computing in-memory system and method based on skyrmion racetrack memory
A computing in-memory system and computing in-memory method based on a skyrmion race memory are provided. The system comprises a circuit architecture of SRM-CIM. The circuit architecture of the SRM-CIM comprises a row decoder, a column decoder, a voltage-driven, a storage array, a modified sensor circuit, a counter Bit-counter and a mode controller. The voltage-driven includes two NMOSs, and the two NMOSs are respectively connected with a selector MUX. The modified sensor circuit compares the resistance between a first node to a second node and a third node to a fourth node by using a pre-charge sense amplifier. The storage array is composed of the skyrmion racetrack memories. The computing in-memory architecture is designed by utilizing the skyrmion racetrack memory, so that storage is realized in the memory, and computing operation can be carried out in the memory.
BEIHANG UNIVERSITY HEFEI INNOVATION RESEARCH INSTITUTE, BEIHANG
 UNIVERSITY
G G G G G G G G G G G G
G06N G06N G11C G11C G11C G06N G11C G11C G06K G11C G06K G11C
inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional
Youguang Weisheng Yu Peng
Zhang Zhao Pan Ouyang