Apparatus and method for testing and debugging an integrated circuit
A system receives serial messages from a device under test. The system includes a deserializer configured to i) receive the serial messages and, ii) based on the serial messages, form data frames. A frame sync module is configured to form Joint Task Action Group (JTAG) data bits based on the data frames. A plurality of virtual JTAG test access ports are configured to i) receive the JTAG data bits and ii) shift the JTAG data bits between the plurality of virtual JTAG test access ports.
Marvell International Ltd.
G G G G
G06F G01R G01R G01R
inventional inventional inventional inventional
Saeed Daniel Son
Azimi Smathers Ho