Precise delay measurement through combinatorial logic
A high resolution circuit and method for facilitating precise measurement of on-chip delays for FPGAs for reliability studies. The circuit embeds a pulse generator on an FPGA chip having one or more groups of LUTS (the “LUT delay chain”), also on-chip. The circuit also embeds a pulse width measurement circuit on-chip, and measures the duration of the generated pulse through the delay chain. The pulse width of the output pulse represents the delay through the delay chain without any I/O delay. The pulse width measurement circuit uses an additional asynchronous clock autonomous from the main clock and the FPGA propagation delay can be displayed on a hex display continuously for testing purposes.
The United States of America as represented by the Administrator of the National Aeronautics and Space Administration
G G H H
G01R G01R H03K H03K
inventional inventional additional inventional
Yuan Douglas J. Gary R.
Chen Sheldon Burke