Low-ripple latch circuit for reducing short-circuit current effect
A latch circuit includes an input stage, an amplifying stage and a clock gating circuit. The input stage is arranged for receiving at least a clock signal and a data control signal. The amplifying stage is coupled to the input stage and supplied by a supply voltage and a ground voltage, and is arranged for retaining a data value and outputting the data value according to the clock signal and the data control signal. The clock gating circuit is coupled to the amplifying stage, and is arranged for avoiding a short-circuit current between the supply voltage and the ground voltage.
MEDIATEK INC.
H H H H H H H
H03M H03K H03M H03M H03K H03K H03M
inventional inventional additional inventional inventional inventional inventional
Chen-Yen Yu-Hsin Tze-Chien Hung-Chieh
Ho Lin Wang Tsai