Trop, Pruner & Hu, P.C.
Conditional execution of coprocessor instruction based on main processor arithmetic flags
A processor-based system may include a main processor and a coprocessor. The coprocessor handles instructions that include opcodes specifying a data processing operation to be performed by the coprocessor and a coprocessor identification field for identifying a target coprocessor for coprocessor instructions. Two bits indicate one of four data sizes including a byte (8 bits), a half word (16 bits), a word (32 bits), and a double word (64 bits). Two other bits indicate a saturation type.
Intel Corporation
G G G G G G G G G G G G G G G
G06F G06F G06F G06F G06F G06F G06F G06F G06F G06F G06F G06F G06F G06F G06F
inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional
Deli Mark Anthony Stephen J. Nigel C. Murli William T. Rupal M. Mukesh Wing K. Jianwei Kailesh B.
Deng Fullerton Jebson Strazdus Paver Ganeshan Maghielse Parikh Patel Yu Liu Bavaria