Merchant & Gould P.C.
Method and system to balance ground bounce
A memory cell includes a write port and a read port. The write port includes two cross-coupled inverters that form a storage unit. The cross-coupled inverters are connected between a first power source signal line and a second power source signal line. The write port also includes a first local interconnect line in an interconnect layer that is connected to the second power source signal line. The read port includes a transistor that is connected to the storage unit in the write port and to the second power source signal line, and a second local interconnect line in the interconnect layer that is connected to the second power source signal line. The second local interconnect line in the read port is separate from the first local interconnect line in the write port.
Taiwan Semiconductor Manufacturing Company, Ltd
G H G H G
G11C H01L G11C H01L G11C
inventional inventional inventional inventional inventional
Wei-Chang Yen-Huei Hidehiro Chih-Yu Hsien-Yu
Zhao Chen Fujiwara Lin Pan