Steinberg & Whitt, LLP
Method of operating a memory having a variable data output length and a programmable register
 A method of controlling a memory device is disclosed wherein the memory device includes a plurality of memory cells. The method comprises providing first block size information to the memory device, wherein the first block size information defines a first amount of data to be output onto a bus in response to a read request. The method further includes issuing a first read request to the memory device, wherein in response to the first read request, the memory device outputs the first amount of data corresponding to the first block size information onto the bus synchronously with respect to an external clock signal. In one preferred embodiment, the method may include providing a code which is representative of a number of clock cycles of the first and second external clock which are to transpire before data is output by the memory device onto the bus. The memory device stores the code in a programmable register on the memory device. In this preferred embodiment, the first amount of data corresponding to the first block size information is output after the number of clock cycles of the external clock transpire. 
Rambus Inc.
G G G Y G G G G G G G G G G G G G G G G G G G G G G G G G G G G G G G G G
G11C G11C G11C Y02D G11C G11C G11C G06F G06F G11C G06F G11C G11C G11C G11C G06F G11C G06F G06F G11C G11C G11C G06F G11C G11C G11C G11C G06F G11C G11C G11C G06F G06F G06F G11C G11C G06F
inventional inventional inventional additional inventional inventional inventional inventional inventional additional inventional inventional inventional inventional inventional additional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional additional inventional inventional inventional inventional inventional inventional inventional inventional
Michael Mark
Farmwald Horowitz