Memory controller
A memory controller includes a scheduler that decides a processing order of a plurality of requests provided from an external device with reference to a timing parameter value for each of the requests; and a timing control circuit that adjusts the timing parameter value according to a corresponding address to access a memory device, the corresponding address being used to process a corresponding request of the plurality of requests.
SK HYNIX INC. KOREA ADVANCED INSTITUTE OF SCIENCE AND TECHNOLOGY
G G G G G G G G
G11C G06F G06F G06F G06F G06F G11C G06F
additional additional inventional inventional inventional inventional additional inventional
Won-Gyu Jung-Whan Young-Suk Lee-Sup Yong-Kee
Shin Choi Moon Kim Kwon