Duane Morris LLP
Apparatus and method for optimized n-write/1-read port memory design
An optimized design of n-write/1-read port memory comprises a memory unit including a plurality of memory banks each having one write port and one read port configured to write data to and read data from the memory banks, respectively. The memory further comprises a plurality of write interfaces configured to carry concurrent write requests to the memory unit for a write operation, wherein the first write request is always presented by its write interface directly to a crossbar, wherein the rest of the write requests are each fed through a set of temporary memory modules connected in a sequence before being presented to the crossbar. The crossbar is configured to accept the first write request directly and fetch the rest of the write requests from one of the memory modules in the set and route each of the write requests to one of the memory banks in the memory unit.
CAVIUM, INC.
G G G G G G G G G H G G G G G G
G06F G06F G06F G06F G06F G06F G06F G06F G06F H04L G06F G06F G06F G06F G06F G06F
additional additional additional additional inventional additional additional additional inventional inventional additional additional additional inventional additional inventional
Saurin Weihuang
Patel Wang