Sterne, Kessler, Goldstein & Fox P.L.L.C.
Profile control of a gap fill structure
The present disclosure describes a method of fabricating a semiconductor structure that includes forming a gate structure over a substrate, forming an interlayer dielectric structure surrounding the gate structures, and forming a first opening in the gate structure and the interlayer dielectric structure. The first opening has a first portion in the gate structure and a second portion in the interlayer dielectric structure, in which the first portion has a width larger than the second portion. The method further includes depositing a dielectric layer in the first opening and forming a second opening over the first opening. The first portion of the opening remains open and the second portion of the opening is filled after depositing the dielectric layer. The second opening in the gate structure has a depth larger than the first opening in the gate structure.
Taiwan Semiconductor Manufacturing Co., Ltd.
H H H H H H
H01L H01L H01L H01L H01L H01L
inventional inventional inventional inventional inventional inventional
Chang-Yun Ming-Chang Wan-Yao
Chang Wen Wu