Locke Lord LLP
Memory access interface device including phase and duty cycle adjusting circuits for memory access signals
A memory access interface device that includes a clock generation circuit that generates reference clock signals according to a source clock signal and access signal transmission circuits are provided. Each of the access signal transmission circuits includes a first and a second clock frequency division circuits, a phase adjusting circuit and a duty cycle adjusting circuit. The first and the second clock frequency division circuits sequentially divide the frequency of one of the reference clock signals to generate a first and a second frequency divided clock signals respectively. The phase adjusting circuit adjusts the phase of an access signal according to the second frequency divided clock signal to generate a phase-adjusted access signal. The duty cycle adjusting circuit adjusts the duty cycle of the phase-adjusted access signal to be a half of the time period to generate an output access signal to access a memory device.
REALTEK SEMICONDUCTOR CORPORATION
G G G G G G H G G G G
G06F G11C G11C G11C G11C G11C H03L G06F G11C G06F G11C
inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional
Chih-Wei Chun-Chi Gerchih Fu-Chin
Chang Yu Chou Tsai