Vista IP Law Group, LLP
Concurrent optimization of 3D-IC with asymmetrical routing layers
Disclosed is an approach to implement multi-die concurrent placement, routing, and/or optimization across multiple dies. This permits the multiple dies to be modeled as a single 3D space. Instead of being limited to a 2D plane, a cell can be placed to the area of any of the dies without splitting the netlist beforehand.
Cadence Design Systems, Inc.
G H G G H H H G G
G06F H01L G06F G06F H01L H01L H01L G06F G06F
inventional additional additional additional inventional additional inventional additional inventional
Pinhong Liqun Richard M. Yufeng Chin-Chih Miao
Chen Deng Chou Luo Chang Liu