JCIPRNET
Processor and way prediction method thereof
The invention provides a processor including a prediction table, a prediction logic circuit, and a prediction verification circuit. The prediction table has a plurality of sets respectively corresponding to a plurality of cache sets of a cache memory in the cache system, each of the sets has a plurality of confidence values, and the prediction table provides the confidence values of a selected set according to the index. The prediction logic circuit receives the confidence values of the selected set, and generates a prediction result by judging whether each of the confidence values of the selected set is larger than a threshold value or not. The prediction verification circuit receives the prediction result, generates a correct/incorrect information according to the prediction result, and generates an update information according to the correct/incorrect information. Wherein, the prediction verification circuit updates the confidence values of the prediction table according to the update information.
ANDES TECHNOLOGY CORPORATION
G G G G G G G G G G Y
G06F G06F G06F G06F G06F G06N G06F G06F G06F G06F Y02D
inventional additional additional additional inventional additional additional inventional inventional additional additional
Chuan-Hua Chieh-Jen I-Cheng Kevin Kun-Ho
Chang Cheng Chen Liu