Dorsey & Whitney LLP
Method and apparatus for memory command input and control
Memories containing command decoder, chip enable, and signal truncation circuits are disclosed. One such command decoder circuit may include command decoder logic configured to receive command signals and output a decoded command to an interconnect bus responsive to a chip select signal having an active state. Decoder circuits may also prevent coupling commands to the interconnect bus based on the receipt of chip select signals having inactive states. The memory further may include chip enable circuits having control logic configured to receive chip select signals and provide the chip select signals to an interconnect bus responsive to receiving a valid command. Chip enable circuits may also prevent coupling chip select signals to the interconnect bus from chip enable signals based on the receipt of invalid command signals. Signal truncation circuits may be used to shorten and/or shift chip select signals to increase timing margins and improve the reliability of command execution by memories.
Micron Technology, Inc.
G G G G Y
G06F G11C G11C G11C Y02D
inventional inventional inventional inventional additional
Tadashi Kang-Yong Zer Huy Jacob Robert
Yamamoto Kim Liang Vo Anderson