Method of operating a synchronous memory device
 A synchronous memory device having a plurality of memory cells and a method of operation thereof. The memory device comprising: receiver circuitry to receive a first external clock signal; and output driver circuitry, to output data after a preprogrammed number of clock cycles of the first external clock signal transpire. The data is output synchronously with respect to the first external clock signal. The method of operation comprises: receiving a request for a read operation; sensing data in a portion of the plurality of sense amplifiers in response to the request for a read operation; and outputting the data after a preprogrammed delay time transpires. The method may further include receiving an external clock signal wherein the preprogrammed time delay is representative of a fixed number of clock cycles of the external clock signal. The data is output synchronously with respect to the first external clock signal. 
Rambus Inc.
G G G G G G G G G G G G Y G G G G G G G G G G G G G G G G G G G G G G G G
G06F G06F G11C G11C G11C G11C G11C G11C G11C G06F G11C G11C Y02D G06F G06F G11C G11C G11C G06F G11C G11C G06F G06F G06F G11C G11C G06F G11C G11C G11C G11C G11C G11C G06F G11C G11C G06F
inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional additional inventional inventional inventional inventional inventional additional inventional inventional inventional inventional inventional additional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional additional inventional
Michael Mark
Farmwald Horowitz