Fliesler, Dubb, Meyer & Lovejoy, LLP
Bank architecture for a non-volatile memory enabling simultaneous reading and writing
 A flash memory device is divided into two or more banks. Each bank includes a number of sectors. Each sector includes flash memory cells. Each bank has a decoder that selectively receives an address from an input address buffer or from an internal address sequencer controlled by an internal state machine. The output data for each bank can be communicated to a read sense amplifier or a verify sense amplifier. The read sense amplifier connects to the output buffer while the verify sense amplifier connects to the state machine. When one bank receives a write command, the internal state machine takes control and starts the program or erase operation. While one bank is busy with a program or erase operation, the other bank can be accessed for a read operation. Power is supplied for each of the read and write operations via an internal multiplexed multi power supply source that provides an amount of power needed based on the memory operation being performed. 
G G
G11C G11C
inventional additional
Takao Tiao-Hua Johnny C. Chung K.
Akaogi Kuo Chen Chang