Hauptman Ham, LLP
Method and system for reducing migration errors
A method (of reducing errors in a migration a first netlist to a second netlist, the first and second netlists representing corresponding first and second implementations of a circuit design under corresponding first and second semiconductor process technology (SPT) nodes, at least the second netlist being stored on a non-transitory computer-readable medium), the method including: inspecting a timing constraint list for addition candidates, the timing constraint list corresponding to an initial netlist which represents the second implementation; relative to a logic equivalence check (LEC) context, increasing a number of comparison points based on the addition candidates, resulting in first version of the second netlist; performing a LEC between the first netlist and the first version of the second netlist, thereby identifying migration errors; and revising the first version of the second netlist to reduce the migration errors, thereby resulting in a second version of the second netlist.
TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD. TSMC NANJING COMPANY, LIMITED
G G G G G G G
G06F G06F G06F G03F G06F G06F G06F
inventional inventional inventional inventional inventional additional inventional
Yun-Han Ankita Sandeep Kumar
Lee Patidar Goel