www.NielsenPatents.com
Systems and methods for power management of hardware utilizing virtual multilane architecture
Aspects of the present disclosure are presented for a power management system of a multilane AI system architecture. The system may include an orchestrator configured to control power and other operations of a lane. An uber orchestrator manages the overall system, and may know all of the multilane systems within the AI virtual multilane system that need to be active at a given frequency and power envelope for given price, and performance constraints. The orchestrator of each lane knows the compute/logic blocks that need to be active for a given AI app model AI processing chain execution. The orchestrator may be configured to send commands to turn off power to certain components that are not utilized in performing an AI execution sequence, deactivate operation to the lane when its functions are completed, and also modulate the clock frequency of a lane to fit the computation demands while minimizing power usage.
G G G G G Y G G G G G
G06F G06N G06N G06F G06F Y02D G06N G06N G06N G06F G06F
inventional inventional additional inventional inventional additional additional inventional inventional additional inventional
Sateesh Kumar
Addepalli