Reconfigurable pin-to-pin interface capable of supporting different lane combinations and/or different physical layers and associated method
A reconfigurable pin-to-pin interface includes lane circuits and a reconfiguration circuit. A first lane circuit of the lane circuits obtains a first received signal by receiving a first input signal transmitted via a first lane. A second lane circuit of the lane circuits obtains a second received signal by receiving a second input signal transmitted via a second lane. When the second lane is used as one data lane and the first lane is used as one clock lane, the reconfiguration circuit redirects the first received signal to the second lane circuit for acting as an clock input of the second lane circuit. When the first lane is used as one data lane, the reconfiguration circuit blocks the first received signal from being redirected to the second lane circuit for acting as the clock input of the second lane circuit.
MEDIATEK INC.
H H H H G G
H04N H04N H04M H04M G06F G06F
inventional inventional additional additional inventional inventional
Ching-Hsiang Chen-Yu Li-Hung Man-Ju
Chang Hsiao Chiueh Lee