Cantor Colburn LLP
Input signal decoding circuit for receiver side in mobile industry processor interface C-Phy
An input signal decoding circuit for a receiver side in a mobile industry processor interface (MIPI) C-Phy is provided, which includes: an equalizer circuit module connected to a transmitter side of an MIPI via three signal wires and configured to sample signals of the signal wires to acquire a first data signal, a second data signal and a third data signal; a clock recovery circuit module configured to acquire an operating clock signal from the three data signals; a decoding circuit module configured to outputs a Flip signal, a Rotation signal and a Polarity signal based on the three data signals and the operating clock signal; and a serial-to-parallel conversion module configured to output 21-bit parallel data based on the Flip signal, the Rotation signal and the Polarity signal.
LONTIUM SEMICONDUCTOR CORPORATION
H H H
H04L H04L H04L
inventional inventional inventional
Yu Cheng Xiangyu
Chen Tao Ji