IP & T Group LLP
Semiconductor memory system including semiconductor memory device for performing refresh operation
A semiconductor memory device includes: a memory cell array including a plurality of word lines; a word line driving unit suitable for activating a first word line among the plurality of word lines corresponding to an input address signal; an activation time detection unit suitable for enabling a detection signal by detecting an activation time of the first word line; an address latch unit suitable for latching an address information for a second word line corresponding to the first word line in response to the detection signal; and an address output unit suitable for providing the word line driving unit with the latched address information for the second word line during a refresh operation.
SK Hynix Inc.
G G G G G G G G
G11C G11C G11C G11C G11C G11C G11C G11C
inventional additional inventional inventional additional inventional inventional inventional
Jung-Hyun
Kim