Schwabe, Williamson & Wyatt, P.C.
Integrated circuit package substrate
Embodiments of the present disclosure are directed towards techniques and configurations for dual surface finish package substrate assemblies. In one embodiment a method includes depositing a first surface finish on one or more electrical routing features located on a first side of a package substrate and on one or more lands located on a second side of the package substrate, the second side being opposite the first side of the substrate. The method may further include removing the first surface finish on the first side of the package substrate; and depositing a second surface finish on the one or more electrical routing features of the first side. The depositing of the second surface finish may be accomplished by one of a Direct Immersion Gold (DIG) process or an Organic Solderability Preservative (OSP) process. Other embodiments may be described and/or claimed.
Intel Corporation
H H H H H H H H H H H H H H H H H H H H
H01L H01L H05K H05K H01L H01L H01L H05K H05K H01L H05K H05K H01L H05K H05K H05K H01L H01L H01L H01L
inventional additional additional additional additional additional additional additional inventional inventional additional additional additional inventional additional additional additional additional additional additional
Qinglei
Zhang