Harness, Dickey & Pierce, P.L.C.
Delay locked loop circuit and operation method thereof
A delay locked loop (DLL) circuit includes an analog DLL core and a digital DLL core. The analog DLL core receives an input clock signal of a first operating frequency. The digital DLL core receives an input clock signal of a second operating frequency equal to or lower than the first frequency. The analog and digital DLL cores operate selectively. The DLL core also includes a selection circuit configured to select one of the first and second DLL cores. The selection circuit may operate in response to a detection signal from a frequency detector which detects the frequency of the input clock signal. The selection circuit may also operate in response to a column address strobe writing latency signal that indicates frequency information of the input clock signal.
Samsung Electronics Co., Ltd.
H H H
H03L H03L H03L
inventional inventional inventional
Seokhun Junghwan
Hyun Choi