WPAT, P.C.
Memory device and method of fabricating the memory device
The present disclosure provides a semiconductor structure, including a substrate having a memory region and a logic region, the memory region including a first group of nanosheets vertically arranged over a first region of the substrate, wherein the first group of nanosheets includes: a first semiconductor nanosheet, a second group of nanosheets vertically arranged over a second region of the substrate adjacent to the first region, wherein the second group of nanosheets includes: a second semiconductor nanosheet, and a third semiconductor nanosheet over the second semiconductor nanosheet, a first metal gate layer surrounding the first semiconductor nanosheet, and a second metal gate layer surrounding the second semiconductor nanosheet, wherein the first metal gate layer is in direct contact with the second metal gate layer.
TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.
H H H H H H H H H G H G H
H01L H01L H01L H01L H01L H01L H01L H01L H01L G11C H01L G11C H01L
inventional inventional inventional inventional additional inventional inventional inventional inventional inventional inventional additional inventional
Yu-Ming Sai-Hooi Chih-Yu Chih-Hao
Lin Yeong Chang Wang