William Park & Associates Ltd.
Semiconductor integrated circuit including CAS latency setting circuit
A semiconductor memory apparatus includes a CAS latency setting circuit configured to change an initially-set CAS latency value in response to control signal pulses which are sequentially applied, during a test mode without changing settings of a mode register set during each test.
SK hynix Inc.
G G G G G G G G G G
G11C G11C G11C G11C G11C G11C G11C G11C G11C G11C
inventional inventional inventional inventional additional inventional inventional inventional inventional additional
Seong Jun
Lee