Method to improve transistor matching
A method to adjust transistor gate geometries in a design data base to compensate for transistor-to-transistor active overlap of gate differences and to form a reticle. A method to adjust transistor geometries in a design data base to compensate for transistor-to-transistor active overlap of gate differences and to compensate for transistor turn on voltage drop off where the transistor gate crosses the isolation/active interface.
TEXAS INSTRUMENTS INCORPORATED
G H G G G Y H G H G
G06F H01L G06F G06F G06F Y02P H01L G06F H01L G06F
additional inventional inventional inventional inventional additional additional inventional inventional inventional
Chi-Chien Rajni J. Ashesh Thomas John
Ho Aggarwal Parikh Smelko