Ropes & Gray LLP
High-speed serial data signal interface architectures for programmable logic devices
A programmable logic device integrated circuit (“PLD”) includes high-speed serial interface (“HSSI”) circuitry in addition to programmable logic circuitry. The HSSI circuitry includes multiple channels of nominal data-handling circuitry (typically including clock and data recovery (“CDR”) circuitry), and at least one channel of nominal clock management unit (“CMU”) circuitry (typically including phase-locked loop (“PLL”) circuitry or the like). To increase the flexibility with which the channels can be used, the nominal data-handling channels are equipped to alternatively perform CMU-type functions, and the nominal CMU channel is equipped to alternatively perform data-handling functions.
Altera Corporation
H H H
H04J H04L H03L
additional additional inventional
Thungoc M. Tim Tri Sergey Wilson
Tran Hoang Shumarayev Wong