MG-IP Law, P.C.
Latch offset cancelation for magnetoresistive random access memory
Systems and methods relate to operations on a magnetoresistive random access memory (MRAM) bit cell using a circuit configured in multiple phases. In a sensing circuit phase, the circuit configured to determine a first differential voltage between a data voltage across the bit cell and a reference voltage. In a pre-amplifying phase, the circuit is configured to pre-amplify the first differential voltage to generate a pre-amplified differential voltage, which does not have offset voltages that may arise due to process variations. In a sense amplifier phase, the circuit is configured to amplify the pre-amplified differential voltage in a latch. Generation of the pre-amplified differential voltage cancels offset voltages which may arise in the latch. In a write phase, the circuit is further configured to write a write data value to the MRAM bit cell.
QUALCOMM Incorporated
G G G G G G G G G G
G11C G11C G11C G11C G11C G11C G11C G11C G11C G11C
inventional inventional inventional additional inventional inventional inventional inventional inventional additional
Seong-Ook Jung Pill Seung Hyuk Taehui Byungkyu
Jung Kim Kang Na Song