Oblon, Spivak, McClelland, Maier & Neustadt, L.L.P.
Memory controller
A memory controller for writing data in a first semiconductor memory including a plurality of memory cells having series-connected current paths and charge storage layers includes a host interface which configured to be receivable of first data from a host apparatus, a second semiconductor memory which temporarily holds second data, and an arithmetic unit which generates the second data in accordance with the state of the first semiconductor memory, temporarily holds the second data in the second semiconductor memory, and writes the first and second data in the first semiconductor memory. When writing the second data, the arithmetic unit does not select a word line adjacent to a select gate line, and selects a word line not adjacent to the select gate line.
Kabushiki Kaisha Toshiba
G G G G G G
G11C G11C G11C G06F G11C G11C
inventional inventional additional inventional inventional inventional
Hiroshi Takeshi
Sukegawa Nakano