Heslin Rothenberg Farley & Mesiti P.C.
Determine soft error resilience while verifying architectural compliance
Verifying architectural compliance of a processor core using processor-sparing functions. A simulation of a model for a register-transfer level design of the processor core is performed. A first state of the model is dumped, when no error exists. An error is injected in the model. A second state of the model is dumped, after the injected error is detected in the simulation. Upon dumping the second state, the model is reset and initialized with the first state. State information of the second state is loaded in the reset and initialized model.
INTERNATIONAL BUSINESS MACHINES CORPORATION
G G G G
G06F G06F G06F G06F
inventional inventional inventional additional
Divya K. Parminder Bodo Gerrit Ophir
Joshi Singh Hoppe Koch Erez