Apparatus and method for testing and debugging an integrated circuit
A system for receiving Joint Task Action Group (JTAG) data bits from a device under test includes a deserializer that receives serial messages from the device under test and forms data frames based on the serial messages. A frame sync module communicates with the deserializer and forms JTAG data bits based on the data frames. N virtual JTAG test access ports (VTAPs), each having an input and an output. The N VTAPs are connected in a daisy chain and the input of a first VTAP receives the JTAG data bits from the frame sync module.
Marvell International Ltd.
G G G G
G01R G01R G06F G01R
inventional inventional inventional inventional
Saeed Son Daniel
Azimi Ho Smathers