Physical layer circuitry for multi-wire interface
A physical layer circuitry (PHY) includes: N signal pads, a four-signal physical medium attachment sublayer (PMA) and M shielding pads. The N signal pads include at least four signal pads. The four-signal PMA is coupled to the four signal pads. The M shielding pads include at least one first shielding pad that is coupled to the four-signal PMA. Additionally, the first shielding pin is located between a second signal pad of the four signal pads and a third signal pad of the four signal pads; and M and N are positive integers.
M31 Technology Corporation
H G H H H H G H H H G G H H H H H H H H H H H G
H04L G09G H03F H03F H04M H03F G04F H04B H03M H04L G06F G09G H04B H03K H04B H03K H04L H03K H04L H03K H03K H04B H03F G09G
inventional inventional additional additional additional additional inventional additional additional inventional inventional additional additional inventional additional inventional inventional inventional inventional inventional inventional additional inventional inventional
Ching-Hsiang Yuan-Hsun Yueh-Chuan Huai-Te
Chang Chang Lu Wang