Jaffery Watson Mendonsa & Hamilton LLP
Machine learning sparse computation mechanism
An apparatus to facilitate processing of a sparse matrix is disclosed. The apparatus includes a plurality of processing units each comprising one or more processing elements, including logic to read operands, a multiplication unit to multiply two or more operands and a scheduler to identify operands having a zero value and prevent scheduling of the operands having the zero value at the multiplication unit.
Intel Corporation
G G G G G G G G G G H G G G G G G G G G G G Y G G G G
G06N G06N G06F G06F G06N G06F G06F G06F G06N G06N H03M G06N G06F G06F G06T G06T G06F G06T G06N G06F G06F G06F Y02D G06T G06K G06F G06F
inventional inventional additional inventional inventional inventional additional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional additional inventional inventional inventional additional additional inventional inventional inventional additional
Kamal Rajikshore Eriko Balaji Nicolas C. Tsung-Han
Sinha Barik Nurvitadhi Vembu Galoppo Von Borries Lin