Cooper Legal Group LLC
Group bounding box region-constrained placement for integrated circuit design
Among other things, one or more systems and techniques for defining a group bounding box for related cells of an integrated circuit, and generating a new layout for the integrated circuit comprising the group bounding box are provided herein. That is, one or more group bounding boxes are defined based upon positional values of related cells. Such group bounding boxes are placed within the new layout based upon a placement technique, such as an objective function that takes into account wire length, timing, and cell density, for example. The one or more group bounding boxes are sized or reshaped to reduce cell overlap within the new layout. In this way, the new layout comprises related cells, bound by one or more group bounding boxes, that are placed within the new layout according to a configuration that mitigates wire length and timing delay of the integrated circuit.
Taiwan Semiconductor Manufacturing Company Limited
G
G06F
inventional
Chun-Cheng Chin-Chou Yi-Lin Yun-Han Wei-Pin Shao-Yu
Ku Liu Chuang Lee Changchien Wang