Access methods and circuits for memory devices having multiple banks
A method can include storing bank addresses, if received, on at least rising and falling edges of a same clock cycle; and if addresses stored on the rising and falling edges of the same clock cycle correspond to different banks of a memory device, starting accesses to both banks after the falling edge of the clock cycle; wherein any of the banks can be accessed in response to an address stored on a rising edge of a next clock cycle. Devices and additional methods are also disclosed.
Cypress Semiconductor Corporation
G G G G G G
G11C G11C G11C G11C G11C G11C
inventional inventional inventional inventional inventional inventional
Jun Thinh Joseph
Li Tran Tzou