Ropes & Gray LLP
High-speed serial data receiver architecture
Serial data signal receiver circuitry for inclusion on a PLD includes a plurality of equalizer circuits that are connected in series and that are individually controllable so that collectively they can compensate for a wide range of possible input signal attenuation characteristics. Other circuit features may be connected in relation to the equalizer circuits to give the receiver circuitry other capabilities. For example, these other features may include various types of loop-back test circuits, controllable termination resistance, controllable common mode voltage, and a controllable threshold for detection of an input signal. Various aspects of control of the receiver circuitry may be programmable.
Altera Corporation
H H
H04L H04L
inventional inventional
Rakesh Wilson Thungoc Simardeep Sergey Yuryevich
Patel Wong Tran Maangat Shumarayev