Power supply noise sensor
An integrated circuit includes a clock generator to generate a first clock signal, a delay circuit to generate a second clock signal as a delayed version of the first clock signal, and a plurality of series-connected delay elements having a plurality of outputs, wherein each output from an initial output to a last output is configured to provide the second clock signal delayed by an increasing number of series-connected delay elements. The circuit includes a plurality of flip-flops, wherein a first input of each flip flop is coupled to receive the first clock signal and a second input of each flip flop from an initial flip-flop to a last flip-flop is coupled to receive a corresponding output of the series-connected delay elements from the initial output to the last output, respectively. The circuit includes a plurality of sticky flops, each corresponding to a flip-flop of the plurality of flip-flops.
NXP USA, Inc.
G H G G H H H
G01R H03K G01R G01R H03K H03K H03K
inventional inventional inventional additional additional additional inventional
Jorge Arturo Anis Mahmoud LeRoy Jifeng Dat Tat Balaji
Corso Jarrar Winemberg Chen Tran Rajasekaran