Method and apparatus for controlling a synchronous memory device
 A method of controlling a synchronous memory device comprising issuing a write request to the memory device, wherein in response to the write request, the memory device samples first and second portions of data. The first portion of data is provided to the memory device synchronously with respect to a rising edge transition of an external clock signal. A second portion of data is provided to the memory device synchronously with respect to a falling edge transition of the external clock signal. A memory controller for controlling a synchronous memory device comprises output driver circuitry to output data. The output driver circuitry outputs a first portion of data in response to a rising edge transition of the first external clock signal. In addition, the output driver circuitry outputs a second portion of data in response to a falling edge transition of the first external clock signal. 
Rambus
G G G G Y G G G G G G G G G G G G G G G G G G G G G G G G G G G G G G G G
G06F G06F G11C G11C Y02D G11C G06F G06F G11C G11C G11C G06F G11C G11C G06F G11C G06F G06F G11C G11C G11C G11C G06F G06F G11C G11C G11C G11C G11C G11C G11C G11C G06F G06F G11C G11C G11C
additional inventional inventional inventional additional inventional inventional inventional additional additional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional
Michael Mark
Farmwald Horowitz