W&T/Qualcomm
Non-volative (NV) memory (NVM) matrix circuits employing NVM matrix circuits for performing matrix computations
Non-volatile (NV) memory (NVM) matrix circuits employing NVM circuits for performing matrix computations are disclosed. In exemplary aspects disclosed herein, an NVM matrix circuit is provided that has a plurality of NVM storage string circuits each comprising a plurality of NVM bit cell circuits each configured to store a memory state. Each NVM bit cell circuit has a stored memory state represented by a resistance, and includes a transistor whose gate node is coupled to a word line among a plurality of word lines configured to receive an input vector of 1×m size for example. Activation of the gate of a given NVM bit cell circuit controls whether its resistance is contributed to a respective source line. This causes a summation current to be generated on each source line based on the weighted summed contribution of each NVM bit cell circuit's resistance to its respective source line.
QUALCOMM Incorporated
G G G G G G G H G G G G G G G G G
G11C G06N G11C G11C G11C G06N G11C H03K G06N G11C G11C G06N G11C G06N G11C G11C G11C
inventional inventional additional inventional additional additional inventional inventional inventional additional additional inventional inventional inventional inventional additional inventional
Xia Bin Gengming
Li Yang Tao