Reference cell write operations at a memory
A method of selecting a reference circuit for a write operation is disclosed. The method comprises selecting a reference circuit for a write operation based on an output of a row decode circuit and a column decode circuit. The reference circuit is programmed concurrently with a write operation of at least one of a plurality of memory cells in a memory array without requiring an external reference circuit write command.
QUALCOMM Incorporated
G G G G G G G G G
G11C G11C G11C G11C G11C G11C G11C G11C G11C
inventional additional inventional inventional inventional inventional inventional inventional inventional
Xia Jung Pill Hari M.
Li Kim Rao