Haynes and Boone, LLP
Memory circuit and cache circuit configuration
A memory circuit includes a first memory circuit formed of a first die or a set of stacked dies. The memory circuit further includes a second memory circuit formed of a second die, the second memory circuit comprising one or more sets of memory cells of a second type and each set of the memory cells of the second type comprising multiple cache sections. The first die or the set of stacked dies are stacked over the second die, wherein the second die further includes a first plurality of I/O terminals and a second plurality of I/O terminals, the first plurality of I/O terminals being electrically coupled to the first memory circuit, and the second plurality of I/O terminals being electrically isolated from the first memory circuit.
TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
H G G G G G H G G G G
H01L G06F G11C G06F G06F G11C H01L G11C G06F G06F G06F
additional inventional inventional additional additional inventional additional inventional additional additional inventional
Yun-Han William Wu Hsien-Hsin Sean
Lee Shen Lee