Fenwick & West LLP
Drift detection in timing signal forwarded from memory controller to memory device
A memory system in which a timing drift that would occur in distribution of a first timing signal for data transport in a memory device is determined by measuring the actual phase delays occurring in a second timing signal that has a frequency lower than that of the first timing signal and is distributed in one or more circuits mimicking the drift characteristics of at least a portion of distribution of the first timing signal. The actual phase delays are determined in the memory device and provided to a memory controller so that the phases of the timing signals used for data transport may be adjusted based on the determined timing drift.
Rambus Inc.
H H G H G H G Y H G H
H03L H03L G06F H03L G06F H04L G06F Y02D H04L G06F H04L
inventional inventional inventional inventional inventional inventional inventional additional inventional inventional inventional
Pak Shing Jun Wayne S.
Chau Kim Richardson