Method for manufacturing semiconductor device having multi-layered contact
A method for manufacturing a semiconductor device is disclosed, which reduces a step difference between a peripheral region and a cell region. In the semiconductor device, a metal contact of the peripheral region is configured in a multi-layered structure. Prior to forming a bit line and a storage node contact in the cell region, a contact and a line are formed in the peripheral region, such that a step difference between the cell region and the peripheral region is reduced, resulting in a reduction in parasitic capacitance between lines.
Hynix Semiconductor Inc.
H H H H
H01L H01L H01L H01L
additional additional inventional inventional
Jung Nam
Kim