Method of optimizing critical path delay in an integrated circuit design
A method and computer program product for optimizing critical path delay in an integrated circuit design include steps of: (a) receiving as input an integrated circuit design; (b) performing a timing/crosstalk analysis to identify each timing critical net in the integrated circuit design; (c) selecting an optimum interconnect configuration for minimizing path delay in each timing critical net; (e) performing a detailed routing that includes the selected optimum interconnect configuration for each timing critical net; and (f) generating as output the detailed routing.
LSI Logic Corporation
G G G
G06F G06F G06F
inventional inventional inventional
Weidan Dana Benjamin
Li Ahrens Mbouombouo