Amster, Rothstein & Ebenstein LLP
Multi-level cell thin-film transistor memory and method of fabricating the same
A multi-level cell thin-film transistor memory and a method of fabricating the same, a structure of which memory comprises sequentially from down to top: a gate electrode, a charge blocking layer, a charge trapping layer, a charge tunneling layer, an active region, and source and drain electrodes; wherein the charge tunneling layer fully encloses the charge trapping layer so as to completely isolate the charge trapping layer from the ambience, which prevents change of physical properties and chemical compositions of the charge trapping layer during the annealing treatment, reduces loss of charges stored in the charge trapping layer, and enhances data retention property and device performance stability; a metal oxide semiconductor thin film is utilized as the charge trapping layer of the memory, which implements multi-level cell storage and improves storage density.
Fudan University
H H H H H H H H H H H G H H G H H H H H H G H H H H H H H G H
H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L G11C H01L H01L G11C H01L H01L H01L H01L H01L H01L G11C H01L H01L H01L H01L H01L H01L H01L G11C H01L
inventional inventional additional additional inventional inventional additional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional additional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional
Shijin Wenjun Wei Shibing
Ding Liu Zhang Qian