W&T/Qualcomm
Offset-cancellation sensing circuit (OCSC)-based non-volatile (NV) memory circuits
Offset-cancellation sensing circuit (OCSC)-based Non-volatile (NV) memory circuits are disclosed. An OCSC-based NV memory circuit includes a latch circuit configured to latch a memory state from an input signal. The OCSC-based NV memory circuit also includes a sensing circuit that includes NV memory devices configured to store the latched memory state in the latch circuit for restoring the memory state in the latch circuit when recovering from a reduced power level in an idle mode. To avoid the need to increase transistor size in the sensing circuit to mitigate restoration degradation, the sensing circuit is also configured to cancel an offset voltage of a differential amplifier in the sensing circuit. In other exemplary aspects, the NV memory devices are included in the sensing circuit and coupled to the differential transistors as NMOS transistors in the differential amplifier, eliminating contribution of offset voltage from other differential PMOS transistors not included.
Yonsei University, University-Industry Foundation QUALCOMM Technologies Incorporated
G G G G G
G11C G11C G11C G11C G11C
inventional inventional inventional inventional inventional
Seung Hyuk Byungkyu Seong-Ook Sungryul Jung Pill
Kang Song Jung Kim Kim