Hauptman Ham, LLP
Memory array and method of forming the same
A memory array includes a first column of memory cells, a second column of memory cells, a first pre-charge circuit, a second pre-charge circuit and a set of input output circuits. The first column of memory cells includes a first bit line, a first word line and a first bit line bar. The second column of memory cells includes the first bit line bar, a second word line and a second bit line. The first pre-charge circuit is coupled to the first bit line. The second pre-charge circuit is coupled to the first bit line bar. The first column of memory cells and the second column of memory cells are configured to share the first bit line bar. The first bit line and the first bit line bar are in a first plane. At least a portion of the first word line and at least a portion of the second word line are in a second plane intersecting the first plane.
TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
H G G H G G G G H G H G G H
H01L G11C G11C H01L G11C G11C G11C G11C H01L G11C H01L G11C G11C H01L
inventional inventional inventional inventional additional additional inventional inventional inventional additional inventional inventional inventional inventional
Yu-Hao Hao-I Yi-Tzu Cheng-Jen Geng-Cing
Hu Yang Chen Chang Lin