Fish & Richardson P.C.
Semiconductor memory device with transistor having oxide semiconductor channel formation region
Disclosed is a semiconductor device functioning as a multivalued memory device including: memory cells connected in series; a driver circuit selecting a memory cell and driving a second signal line and a word line; a driver circuit selecting any of writing potentials and outputting it to a first signal line; a reading circuit comparing a potential of a bit line and a reference potential; and a potential generating circuit generating the writing potential and the reference potential. One of the memory cells includes: a first transistor connected to the bit line and a source line; a second transistor connected to the first and second signal line; and a third transistor connected to the word line, bit line, and source line. The second transistor includes an oxide semiconductor layer. A gate electrode of the first transistor is connected to one of source and drain electrodes of the second transistor.
Semiconductor Energy Laboratory Co., Ltd.
H G H H H H G G G G G H G H H G H H H H H H H
H01L G11C H01L H01L H01L H01L G11C G11C G11C G11C G11C H01L G11C H01L H01L G11C H01L H01L H01L H01L H01L H01L H01L
inventional inventional inventional additional inventional inventional inventional inventional inventional inventional inventional inventional additional inventional inventional inventional inventional additional inventional inventional inventional inventional additional
Shunpei Jun Kiyoshi
Yamazaki Koyama Kato