Method and apparatus for improving memory operation and yield
A memory circuit includes a memory interface including an address line and a data line. A first memory is configured to i) receive addresses transmitted on the address line of the memory interface and ii) output data in response to the addresses. Content addressable memory (CAM) is configured to i) monitor the addresses transmitted on the address line of the memory interface and ii) output error correction coding (ECC) bits in response to the addresses. An ECC circuit is configured to receive the ECC bits and the data. The memory interface is configured to selectively receive, via the data line of the memory interface, one of the data from the first memory and an output of the ECC circuit.
Marvell International Ltd.
G G G G G G G G G G G G G G G G G G G G
G11C G11C G11C G11C G11C G06F G11C G11C G11C G06F G11C G11C G11C G11C G11C G11C G11C G11C G11C G11C
inventional inventional inventional inventional inventional inventional additional inventional additional inventional additional inventional inventional additional additional additional additional inventional additional additional
Saeed Sehat
Azimi Sutardja