Sughrue, Mion, Zinn, Macpeak and Seas
Split-cache having equal size operand and instruction memories
 A memory control apparatus includes a pair of equal capacity cache memories, one for storing a portion of the instructions located in the main memory and one for storing a portion of the operand data located in the main memory. Each cache memory has an address array and a data array which operate in response to an instruction address from an instruction fetch unit or an operand data address from an operand fetch unit or an operand execution unit. If the instruction or data called for is not in the cache memories, it is taken from the main memory and a copy is placed in an available storage location in the cache memory. 
Nippon Electric Co., Ltd.
G
G06F
inventional
Masato
Saito