Driggs, Hogg, Daugherty & Del Zoppo Co., LPA
Flexible network processor scheduler and data flow
A network processor dataflow chip and method for flexible dataflow are provided. The dataflow chip comprises a plurality of on-chip data transmission and scheduling circuit structures. The data transmission and scheduling circuit structures are selected responsive to indicators. Data transmission circuit structures may comprise selectable frame processing and data transmission functions. Selectable frame processing may comprise cut and paste, full dispatch and store and dispatch frame processing. Scheduling functions include full internal scheduling, calendar scheduling in communication with an external scheduler, and external calendar scheduling. In another aspect of the present invention, data transmission functions may comprise low latency and normal latency external processor interfaces for selectively providing privileged access to dataflow chip resources.
International Business Machines Corporation
H H H H H
H04L H04L H04L H04L H04L
inventional inventional inventional inventional inventional
Joseph F. Daniel Chih-jen Fabrice J. Jean L.
Logan Wind Chang Verplanken Calvignac