Nikolai & Mersereau, P.A.
Method of designing a synchronous circuit of VLSI for clock skew scheduling and optimization
A method of designing a synchronous circuit of VLSI for Clock Skew scheduling and optimization is used to optimize the skew of a digital synchronous VLSI system and formulize the issue of skew optimization into the issue of quadratic equation programming. For estimation of reliability, a quadratic equation cost function is used to analyze an ideal value of skew and an error between feasible solutions. During operation, several algorithms are used to speed up the operation and lower the complexity, and ISCAS'89 is used as a testing circuit.
Chang Gung University
G G G G
G06F G06F G06F G06F
inventional additional additional inventional
Wu-Shiung Chao-Kai Chia-Chi
Feng Chang Chu