WPAT, P.C., Intellectual Property Attorneys
Encoding and decoding architecture for high speed data communication system and related physical layer circuit, transmitter and receiver and communication system thereof
A physical layer circuit at a transmitter includes an encoding chain and a plurality of flip-flops. The encoding chain, including encoding units coupled in series, is configured to encode a plurality of symbols to generate a plurality of first wire states. The encoding units are arranged to receive the symbols respectively, and convert respective symbol values of the symbols to the first wire states respectively. A first encoding unit is configured to convert a symbol value of a corresponding symbol according to a second wire state provided by a second encoding unit. The flip-flops are arranged to receive and output the first wire states according to a clock signal, respectively. One of the flip-flops is coupled between the first encoding unit and the second encoding unit. The second wire state provided by the second encoding unit is sent to the first encoding unit through the one of the flip-flops.
M31 TECHNOLOGY CORPORATION
H H H
H03M H03M H03M
inventional inventional inventional
Yueh-Chuan Ching-Hsiang
Lu Chang