Cantor Colburn LLP
Low trigger voltage electrostatic discharge NFET in triple well CMOS technology
An electrostatic discharge (ESD) protection device for an integrated circuit includes a buried layer of a first polarity type formed in a substrate of a second polarity type. A well region of the second polarity type is formed above the buried layer. An FET of the first polarity type is formed within the well region. An inner pair of shallow wells of the first polarity type is disposed adjacent to source and drain diffusion regions of the FET, the inner pair of shallow wells having a depth such that a bottom of the inner pair of shallow wells is above a top of the buried layer. An outer pair of deep wells of the first polarity type extends down to the top of the buried layer such that the outer pair of deep wells and the buried layer define a perimeter of the well region of the second polarity type.
International Business Machines Corporation
H
H01L
inventional
Robert J Junjun Mujahid Shunhua T. John B. Kiran V. Rahul
Gauthier, Jr. Li Muhammad Chang Campi, Jr. Chatty Mishra