Ryan, Mason & Lewis, LLP
Vertical field-effect transistor with uniform bottom spacer
A method of forming a semiconductor structure includes patterning two or more fins over a top surface of a bottom source/drain layer, the bottom source/drain layer disposed over a substrate. The method also includes forming bottom spacers disposed over the top surface of the bottom source/drain layer between the two or more fins, the bottom spacers having a uniform height on sidewalls of the two or more fins. The bottom spacers comprise dielectric regions disposed adjacent the sidewalls of the two or more fins and at least partially filling divots in the bottom source/drain regions, and liner regions disposed adjacent the dielectric regions. The two or more fins comprise channels for a vertical field-effect transistor (VFET) device.
International Business Machines Corporation
H H H H H H H H H
H01L H01L H01L H01L H01L H01L H01L H01L H01L
inventional inventional inventional inventional inventional inventional inventional inventional inventional
Juntao Peng Kangguo Heng
Li Xu Cheng Wu