Process for making and using a semiconductor wafer containing first and second DOEs of standard cell compatible, NCEM-Enabled fill cells, with the first DOE including tip-to-side short configured fill cells, and the second DOE including chamfer short configured fill cells
A process for making and using a semiconductor wafer includes instantiating first and second designs of experiments (DOES), each comprised of at least two fill cells. The fill cells contain structures configured to obtain in-line data via non-contact electrical measurements (“NCEM”). The first DOE contains fill cells configured to enable non-contact (NC) detection of tip-to-side shorts, and the second DOE contains fill cells configured to enable NC detection of chamfer shorts. The process may further include obtaining NC measurements from the first and/or second DOE(s) and using such measurements, at least in part, to selectively perform additional processing, metrology or inspection steps on the wafer, and/or on other wafer(s) currently being manufactured.
PDF Solutions, Inc.
H H H G H H H G H H H H H H H H G G H H H G H H H G H G
H01L H01L H01L G06F H01L H01L H01L G06F H01L H01L H01L H01L H01L H01L H01L H01L G06F G06F H01L H01L H01L G06F H01L H01L H01L G06F H01L G01R
inventional inventional inventional inventional inventional inventional inventional additional inventional inventional inventional additional inventional inventional additional inventional additional inventional inventional inventional additional additional additional inventional inventional additional inventional inventional
Larg Markus Hideki Rakesh Conor Kelvin Sherry Sheng-Che Timothy Kimon Vyacheslav Jeremy Stephen Marcin Indranil John Simone Carl Jonathan Tomasz Hans Nobuharu Marci Christopher Andrzej Dennis
Weiland Rauscher Matsuhashi Vallishayee O'Sullivan Doong Lee Lin Fiscus Michaels Rovner Cheng Lam Strojwas De Kibarian Comensoli Taylor Haigh Brozek Eisenmann Yokoyama Liao Hess Strojwas Ciplickas