Staas & Halsey LLP
Method and apparatus for instruction scheduling using software pipelining
A method for scheduling loop processing of a reconfigurable processor includes generating a dependence graph of instructions for the loop processing; mapping a first register file of the reconfigurable processor on an arrow indicating inter-iteration dependence on the dependence graph; and searching for schedules of the instructions based on the mapping result.
SAMSUNG ELECTRONICS CO., LTD.
G G G
G06F G06F G06F
inventional inventional inventional
Jin-seok Tai-song Min-wook Seung-won Won-sub
Lee Jin Ahn Lee Kim