F. Chau & Associates, LLC
Data alignment circuit of a semiconductor memory device, a semiconductor memory device and a method of aligning data in a semiconductor memory device
A data alignment circuit of a semiconductor memory device including: a data sampling circuit configured to receive a data sequence and an internal data strobe signal, wherein the data sampling circuit samples the data sequence based on the internal data strobe signal to generate first and second data sequences; a division circuit configured to receive a clock signal and the internal data strobe signal, divide the clock signal to produce a divided clock signal and output an alignment control signal by sampling the divided clock signal based on the internal data strobe signal; and a data alignment block configured to receive the first and second data sequences, and the alignment control signal, and align the first and second data sequences in parallel to output internal data.
SAMSUNG ELECTRONICS CO., LTD.
G G G G G G G
G11C G11C G11C G11C G11C G11C G11C
inventional inventional inventional inventional additional inventional inventional
Jin-Seok Seong-Hwan In-Dal Kyung-Soo Jung-Hwan
Heo Jeon Song Ha Choi