Perkins Coie LLP
Semiconductor device with pseudo flow through scheme for power savings
A dynamic random-access memory (DRAM) device includes memory banks configured to store data and provide access to the stored data; and a data control circuit coupled to the memory banks, the data control circuit configured to: determine a pointer based on a received command, wherein the pointer corresponds to a target memory bank associated with the received command, and route a set of bits to or from the target memory bank using the pointer. In the long burst length and page mode operations where the array access is targeted in certain Bank Group, the pointer is generated and then allow the groups of data bits flowing through the center freely. This pseudo flow through scheme is low power and fast speed by removing the control of gating commands at each stage of the data path during Read and Write operations.
Micron Technology, Inc.
G G Y G G G G G G G
G06F G06F Y02D G06F G06F G06F G06F G06F G06F G06F
inventional inventional additional additional additional inventional additional additional inventional inventional
Ravi Kiran Michael V.
Kandikonda Ho