Memory system with error detection and retry modes of operation
A memory system includes a link having at least one signal line and a controller. The controller includes at least one transmitter coupled to the link to transmit first data, and a first error protection generator coupled to the transmitter. The first error protection generator dynamically adds an error detection code to at least a portion of the first data. At least one receiver is coupled to the link to receive second data. A first error detection logic determines if the second data received by the controller contains at least one error and, if an error is detected, asserts a first error condition. The system includes a memory device having at least one memory device transmitter coupled to the link to transmit the second data. A second error protection generator coupled to the memory device transmitter dynamically adds an error detection code to at least a portion of the second data.
Rambus Inc.
G G G H G G H G H G G G G G G G H H H H G G G G
G06F G06F G06F H04L G06F G11C H04L G06F H04L G06F G06F G06F G06F G06F G06F G06F H03M H04L H04L H04L G06F G06F G06F G06F
inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional
Mark A. Ely K. Frederick A.
Horowitz Tsern Ware