Oblon, McClelland, Maier & Neustadt, L.L.P.
Storage device, memory controller and memory control method
According to an embodiment, a storage device includes: a semiconductor memory that includes a multilevel memory cell, stores a first code word and a second code word, and in which a plurality of memory cells connected to one word line can store a plurality of pages; and a controller. The controller performs error correction processing of the first code word read out from one page among the plurality of pages of the semiconductor memory, and the second code word written in a page other than the page corresponding to the first code word among the plurality of pages, re-reads the first code word when the first code word is uncorrectable and the second code word was able to be corrected by the error correction processing, and determines a bit value of the first code word using a re-read result and the second code word after error correction.
Kabushiki Kaisha Toshiba
H H G H G G G G H G G H G
H03M H03M G06F H03M G11C G11C G11C G06F H03M G11C G11C H03M G11C
additional inventional inventional inventional inventional additional inventional inventional inventional additional additional inventional inventional
Susumu Kenji
Yamazaki Yoshida