Jacobson, Price, Holman & Stern, PLLC
Pipe counter signal generator processing double data in semiconductor device
 Disclosed is a DDR SDRAM device which may be implemented by simply modifying a pipe counter for an SDR SDRAM device. A pipe counter comprising according to the present invention comprises: a controller for producing a counter control signal in response to rising and falling edge signals of an external clock signal; an enabling unit for producing a plurality of enable signals in response to the counter control signal and for enabling one of the enable signals during one period of the counter control signal; and a driver for receiving one of the enable signals, producing first and second pipe counter signals being synchronized with the rising and falling edge signals of the external clock signal, wherein one of the first and second pipe counter signals is activated during one period of the received enable signal. The DDR SDRAM according to the present invention improves its operation speed without increasing the clock frequency and the bandwidth thereof, by providing the pipe counter controlling data output path. 
Hyundai Electronics Industries Co., Ltd.
G G G G G
G11C G11C G11C G11C G11C
inventional inventional inventional inventional inventional
Seung-Hyun
Yi