Peninsula Patent Group
Glitch-free digital controlled delay line apparatus and method
A delay circuit includes a delay line including at least a first group of delay elements. The delay line is responsive to a first digital delay code to delay an input signal by a first delay value, and responsive to a change from the first digital delay code to a second digital delay code to delay the input signal by a second delay value. Control circuitry generates the first and second digital delay codes. Glitch monitoring circuitry couples to the control circuitry to conditionally gate the change from the first digital delay code to the second digital delay code based on a prediction of a glitch condition.
Movellus Circuits, Inc.
H H H
H03K H03L H03L
inventional inventional inventional
Chun-Ju Jeffrey Alan Yuxiang
Chou Fredenburg Mu