IP & T Group LLP
Semiconductor memory device
A semiconductor memory device includes a peripheral circuit region including a first substrate, a peripheral circuit element disposed at least partially over the first substrate, a first dielectric layer covering the peripheral circuit element and a bottom wiring line disposed in the first dielectric layer and electrically coupled to the peripheral circuit element; a cell region including a second substrate disposed over the first dielectric layer, a memory cell array disposed over the second substrate; a second dielectric layer covering the memory cell array; a contact coupled to the bottom wiring line by passing through the second dielectric layer and the first dielectric layer in a first direction perpendicular to a top surface of the second substrate; and at least one dummy contact disposed adjacent to the contact in the second dielectric layer.
SK hynix Inc.
G H H H H H H H H
G11C H01L H01L H01L H01L H01L H01L H01L H01L
inventional inventional additional inventional additional inventional additional inventional inventional
Jun-Youp Go-Hyun Jae-Taek Chang-Man
Kim Lee Kim Son