Seyfarth Shaw LLP
Refresh scheme for memory cells with next bit table
A memory refresh control technique allows flexible internal refresh rates based on an external 1× refresh rate and allows skipping a refresh cycle for strong memory rows based on the external 1× refresh rate. A memory controller performs a memory refresh by reading a refresh address from a refresh address counter, reading a weak address from a weak address table and generating a next weak address value based at least in part on a next bit sequence combined with the weak address. The memory controller compares the refresh address to the weak address and to the next weak address value. Based on the comparison, the memory controller selects between skipping a refresh cycle, refreshing the refresh address, refreshing the weak address, and refreshing both the refresh address and the weak address.
QUALCOMM INCORPORATED
G G G G G G G
G11C G06F G11C G11C G11C G11C G11C
inventional inventional additional additional inventional inventional inventional
Xiangyu Jung Pill Jungwon
Dong Kim Suh