Ostrolenk, Faber, Gerb & Soffen
Circuit for zero-run developing RUN/LEVEL sets and method for zero-run developing the same
 A zero-run developing circuit for performing a zero-run developing process for placing zeros represented by a run between first non-zero data and second non-zero data of a block of a predetermined number of run-length signals, each of which is composed of the level of the value of non-zero data and the run that is the number of zero-data followed by the non-zero data is disclosed, that comprises a latch circuit for latching the levels of the predetermined number of the non-zero data, a first write position generating circuit for generating a first latch position of the latch circuit at which the first non-zero data is written corresponding to a first run length signal, and a second write position generating circuit for generating a second latch position of the latch circuit at which the second non-zero data is written corresponding to the first run-length signal and a second run-length signal. 
NEC Corporation
H H H H
H04N H03M H04N H04N
additional inventional inventional additional
Shigenori Akira
Kinouchi Sawada