Jaffery Watson Mendonsa & Hamilton LLP
Handling pipeline submissions across many compute units
One embodiment provides for a general-purpose graphics processing unit comprising multiple processing elements having a single instruction, multiple thread architecture, the multiple processing elements enabled to perform hardware multithreading, wherein execution context for threads to be executed is maintained on-chip during execution, a scheduler to schedule a warp to the multiple processing elements, wherein the warp is a group of parallel threads, the warp includes multiple sub-warps, and threads within the warp diverge at sub-warp granularity, and a logic unit including hardware or firmware logic, the logic unit to group active threads from the warp for execution on the multiple processing elements.
Intel Corporation
G G G
G06T G06T G06T
additional inventional inventional
Joydeep Balaji Altug
Ray Vembu Koker