Duane Morris LLP
System and method for calibrating chips in a 3D chip stack architecture
A system and method is disclosed for adaptively adjusting a duty cycle of a signal between a first and second chip in a 3D architecture/stack for adaptively calibrating a chip in a 3D architecture/stack. In one embodiment, the system includes a first chip and a second chip located within the 3D chip stack, wherein the first chip generates a calibration signal, the second chip receives the calibration signal and compares it to a reference signal to generate a comparison signal that further compared to a reference duty signal to generate a reference duty comparison signal, that is then provided to the first chip to generate a drive signal that adjusts a duty cycle of the calibration signal.
Taiwan Semiconductor Manufacturing Co., Ltd.
G H H H H H G H G H G G G H H H
G01R H03K H03K H01L H01L H01L G01R H03K G01R H01L G01R G01R G01R H01L H01L H01L
inventional inventional inventional additional additional additional inventional inventional inventional additional inventional inventional inventional additional additional inventional
Chih-Hsien Ruey-Bin Ying-Yu
Chang Sheen Hsu