Schwegman Lundberg & Woessner, P.A.
Memory device including multiple gate-induced drain leakage current generator circuits
Some embodiments include apparatuses and methods of using and forming such apparatuses. An apparatus among the apparatuses includes first and second conductive materials located in respective first and second levels of the apparatus, a pillar including a length extending between the first and second conductive materials, memory cells and control lines located along the pillar, a first select gate and a first select line located along the pillar between the first conductive material and the memory cells, a second select gate and a second select line located along the pillar between the first conductive material and the first select line, a first transistor and a first transistor gate line located along the pillar between the first conductive material and the first select line, and a second transistor and a second transistor gate line located along the pillar between the first conductive material and the first transistor.
Micron Technology, Inc.
H G G G H H G H G H H G
H01L G11C G11C G11C H01L H01L G11C H01L G11C H01L H01L G11C
inventional inventional additional additional inventional inventional inventional inventional inventional inventional inventional inventional
Shuji Shinji Masanobu
Tanaka Sato Saito