F. Chau & Associates, LLC
Memory controller with high data reliability, a memory system having the same, and an operation method of the memory controller
A memory controller including: a fault determination circuit to receive first parity, second parity, and data read out from a first row of a memory device, and determine, based on a result of a first error detection operation using the first parity and a result of a second error detection operation using the second parity, whether the first row is faulty; a parity storage circuit to store a repair parity for repairing a fault of a row of a plurality of rows of the memory device, wherein the plurality of rows constitutes a repair unit, and wherein the repair unit includes the first row and one or more second rows; and a recovery circuit to repair a fault of the first row by using data of at least one of the second rows and the repair parity, when the first row is determined to be a faulty row.
SAMSUNG ELECTRONICS CO., LTD.
G G G H G G G G G G H G G G G G G
G11C G06F G06F H03M G06F G11C G11C G11C G11C G11C H03M G11C G11C G11C G11C G11C G11C
inventional inventional inventional inventional inventional inventional additional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional
Seungwon Jeongho Youngjin
Lee Lee Cho