Blakely, Sokoloff, Taylor & Zafman
Method and circuitry for minimizing clock-data skew in a bus system
 A bus system is described that minimizes clock-data skew. The bus system includes a data bus, a clockline and synchronization circuitry. The clockline has two clockline segments. Each clockline segment extends the entire length of the data bus and is joined to the other clockline segment by a turnaround at one end of the data bus. The clockline ensures that clock and data signals travel in the same direction. Synchronization circuitry within transmitting devices synchronizes data signals to be coupled onto the data bus with the clock signal used by other devices to receive the data. 
Rambus, Inc.
G H G
G06F H04L G06F
inventional additional inventional
Paul M. Winston K. M. Wingyu James A. Mark A. Richard M.
Farmwald Lee Leung Gasbarro Horowitz Barth