Hamilton DeSanctis & Cha
Systems and methods for inter-track interference compensation
Various embodiments of the present invention provide systems and methods for data processing. As an example, a data processing circuit is discussed that includes: a data buffer, an inter-track interference response circuit, and an inter-track interference signal estimator circuit. The data buffer is operable to store a previous track data set. The inter-track interference response circuit is operable to estimate an inter-track interference response from the previous track data set based at least in part on the previous track data set and a current track data set. The inter-track interference signal estimator circuit is operable to calculate an inter-track interference from the previous track data set based at least in part on the previous track data set and the inter-track interference response from the previous track data set.
LSI Corporation
G G G G G G G G G G
G11B G11B G11B G11B G11B G11B G11B G11B G11B G11B
additional additional additional additional inventional additional inventional additional additional inventional
Yuan Xing George Jongseung Shaohua Erich F. Ming
Lee Mathew Park Yang Haratsch Jin