Sterne, Kessler, Goldstein & Fox P.L.L.C.
Automatic detection of change in PLL locking trend
A phase lock loop (PLL), such as an all digital phase lock loop (ADPLL) to provide an example, of the present disclosure operates in a frequency tracking mode to adjust a frequency of the output signal to be proportional to a frequency of a reference input signal, or, in a phase tracking mode to adjust a phase of the output signal to match any variations in the reference input signal. The ADPLL includes a phase and/or frequency detector that provides an error signal representing a difference, in frequency and/or phase, between the output signal and the reference input signal. The ADPLL monitors a trend of the error signal, such as a positive trend, a negative trend, or a flat trend to provide some examples, and switches among the frequency tracking mode and the phase tracking mode upon detecting a change in the trend of the error signal.
Taiwan Semiconductor Manufacturing Co., Ltd.
H H H H H
H04L H03L H03L H03L H03L
inventional inventional inventional inventional additional
Chih-Hsien Tsung-Hsien
Chang Tsai