Duane Morris LLP
Resistive random access memory device
A memory architecture includes: a plurality of cell arrays each of which comprises a plurality of bit cells, wherein each of bit cells of the plurality of cell arrays uses a respective variable resistance dielectric layer to transition between first and second logic states; and a control logic circuit, coupled to the plurality of cell arrays, and configured to cause a first information bit to be written into respective bit cells of a pair of cell arrays as an original logic state of the first information bit and a logically complementary logic state of the first information bit, wherein the respective variable resistance dielectric layers are formed by using a same recipe of deposition equipment and have different diameters.
Taiwan Semiconductor Manufacturing Co., Ltd.
H G H H G G G H G H G H G H G G H G
H01L G11C H01L H01L G11C G11C G11C H01L G11C H01L G11C H01L G11C H01L G11C G11C H01L G11C
additional additional additional inventional inventional additional additional additional inventional inventional inventional inventional additional inventional additional inventional inventional inventional
Wen-Ting Yu-Der Chung-Cheng
Chu Chih Chou