Lowenstein Sandler LLP
Synchronous wired-OR ACK status for memory with variable write latency
A memory controller comprises a command interface to transmit a memory command to a plurality of memory devices associated with the memory controller. The memory controller also comprises an acknowledgement interface to receive an acknowledgment status packet from the plurality of memory devices over a shared acknowledgement link coupled between the memory controller and the plurality of memory devices, the acknowledgement status packet indicating whether the command was received by the plurality of memory devices. In addition, the memory controller comprises a memory controller core to decode the acknowledgment status packet to identify a portion of the acknowledgement status packet corresponding to each of the plurality of memory devices.
Rambus Inc.
G G H G G G G G G Y G G
G06F G06F H01L G06F G06F G06F G06F G06F G06F Y02D G06F G06F
inventional inventional inventional additional inventional inventional inventional inventional inventional additional additional inventional
Simon Yohan Jun Eric
Li Frans Kim Linstadt