Process for making and using a semiconductor wafer containing first and second DOEs of standard cell compatible, NCEM-enabled fill cells, with the first DOE including snake open configured fill cells, and the second DOE including metal island open configured fill cells
A process for making and using a semiconductor wafer includes instantiating first and second designs of experiments (DOES), each comprised of at least two fill cells. The fill cells contain structures configured to obtain in-line data via non-contact electrical measurements (“NCEM”). The first DOE contains fill cells configured to enable non-contact (NC) detection of snake opens, and the second DOE contains fill cells configured to enable NC detection of metal island opens. The process may further include obtaining NC measurements from the first and/or second DOE(s) and using such measurements, at least in part, to selectively perform additional processing, metrology or inspection steps on the wafer, and/or on other wafer(s) currently being manufactured.
PDF Solutions, Inc.
H H H H H H H H H G H H G G H G H H G H H H G H H H G H
H01L H01L H01L H01L H01L H01L H01L H01L H01L G06F H01L H01L G06F G06F H01L G06F H01L H01L G01R H01L H01L H01L G06F H01L H01L H01L G06F H01L
inventional inventional inventional inventional inventional inventional inventional inventional additional additional inventional inventional additional inventional inventional inventional inventional inventional inventional inventional inventional inventional additional additional additional inventional additional additional
Andrzej Markus Larg Jonathan John Indranil Simone Vyacheslav Marci Nobuharu Hans Dennis Christopher Tomasz Conor Carl Timothy Kimon Hideki Marcin Sheng-Che Kelvin Sherry Jeremy Rakesh Stephen
Strojwas Rauscher Weiland Haigh Kibarian De Comensoli Rovner Liao Yokoyama Eisenmann Ciplickas Hess Brozek O'Sullivan Taylor Fiscus Michaels Matsuhashi Strojwas Lin Doong Lee Cheng Vallishayee Lam