Robinson Intellectual Property Law Office
Semiconductor device and method for manufacturing semiconductor device
Disclosed is a semiconductor device including: an insulating layer; a source electrode and a drain electrode embedded in the insulating layer; an oxide semiconductor layer in contact and over the insulating layer, the source electrode, and the drain electrode; a gate insulating layer over and covering the oxide semiconductor layer; and a gate electrode over the gate insulating layer, where the upper surfaces of the insulating layer, the source electrode, and the drain electrode exist coplanarly. The upper surface of the insulating layer, which is in contact with the oxide semiconductor layer, has a root-mean-square (RMS) roughness of 1 nm or less, and the difference in height between the upper surface of the insulating layer and the upper surface of the source electrode or the drain electrode is less than 5 nm. This structure contributes to the suppression of defects of the semiconductor device and enables their miniaturization.
Semiconductor Energy Laboratory Co., Ltd.
H H H H H H
H01L H01L H01L H01L H01L H01L
inventional inventional inventional inventional inventional inventional
Kiyoshi Hiromichi Ryota
Kato Godo Imahayashi