Oblon, McClelland, Maier & Neustadt, L.L.P.
Decision model generation for allocating memory control methods
A model generation apparatus according to an embodiment includes a processor circuit. The processor circuit is configured to: divide time-series data of operation information in a time direction to generate a plurality of segments; allocate any one memory control method of a plurality of memory control methods to each of the plurality of segments; estimate, for each of the plurality of segments, execution performance of memory access that is obtainable in a case where an information processing apparatus executes processing of a corresponding segment by an allocated memory control method; select a plurality of training segments from among the plurality of segments; and generate a decision model based on the selected plurality of training segments.
Kabushiki Kaisha Toshiba
G G G G Y G G G G G G G G G
G06F G06F G06F G06F Y02D G06F G06F G06F G06F G06F G06F G06F G06F G06N
inventional additional inventional additional additional inventional inventional inventional additional inventional inventional additional inventional inventional
Yusuke Tatsunori Mayuko
Shirota Kanai Koezuka