Seyfarth Shaw LLP
MRAM self-repair with BIST logic
Memory self-repair circuitry includes a memory cell array on a chip, and built-in self test (BIST) circuitry on the chip coupled to the memory cell array. The BIST circuitry is configured to perform a magnetic random access memory (MRAM) write operation to write addresses of failed memory cells in the memory cell array to a failed address sector also in the memory cell array. The memory self-repair circuitry also includes first select circuitry coupled between the BIST circuitry and the memory cell array. The first select circuitry is configured to selectively couple an output of the BIST circuitry and an input to the memory cell array.
QUALCOMM Incorporated
G G G G G G G G G
G11C G11C G11C G11C G11C G11C G11C G11C G11C
inventional additional additional additional inventional additional additional additional additional
Taehyun Jung Pill Seung H. Xia
Kim Kim Kang Li