Frommer Lawrence & Haug LLP
Method and device employing polysilicon scaling
A memory and method of manufacture employing word line scaling. A layered stack, including a charge trapping component and a core polysilicon layer, is formed on a core section and a peripheral section of a substrate. A portion of the layered stack, including the core polysilicon layer is then removed from the peripheral section. A peripheral polysilicon layer, which is thicker than the core polysilicon layer of the layered stack, is next formed on the layered stack and the peripheral section. The layered stack is then isolated from the peripheral polysilicon layer by removing a portion of the peripheral polysilicon layer from the core section, and polysilicon lines are patterned in the isolated layered stack.
Spansion LLC
H H H H H H H
H01L H01L H01L H01L H01L H01L H01L
inventional additional inventional inventional inventional additional inventional
Wenmei Inkuk Gang Hyesook Shenqing Chun
Li Kang Xue Hong Fang Chen