Method for monitoring and improving integrated circuit fabrication using FPGAs
Methods for monitoring and improving the fabrication process of integrated circuits using configurable devices are described. In one aspect, the method includes instantiating a test pattern on one or more configurable devices fabricated using the fabrication process, identifying an underperforming region of the configurable devices, and determining if the underperforming region is layout sensitive. At least one of the fabrication process and the layout of the configurable device can then be adjusted based on the determination. In some embodiments, the configurable device may be a programmable logic device, such as a field programmable logic array.
Xilinx, Inc.
G G G
G01R G06F G01R
inventional inventional inventional
Zhi-Min Xiao-Yu Feng Joe W.
Ling Li Wang Zhao