Hauptman Ham, LLP
Memory array and method of forming the same
A memory array includes a first column of memory cells, a second column of memory cells and a set of switching elements. The first column of memory cells includes a first bit line, a first word line and a second bit line. The second column of memory cells includes the second bit line, a second word line and a third bit line. The first and second column of memory cells are configured to share the second bit line. The first and second bit lines are in a first plane. At least a portion of the first word line and at least a portion of the second word line are in a second plane intersecting the first plane. An amount of bit line switching elements in the set of bit line switching elements is equal to N*2, where N is an amount of columns of memory cells in the memory array.
TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
G G G H H G G H G H G G H G
G11C G11C G11C H01L H01L G11C G11C H01L G11C H01L G11C G11C H01L G11C
inventional additional inventional inventional inventional inventional inventional inventional additional inventional inventional inventional inventional additional
Yu-Hao Cheng-Jen Geng-Cing Hao-I Yi-Tzu
Hu Chang Lin Yang Chen