Jaffery Watson Mendonsa & Hamilton LLP
High bandwidth connection between processor dies
Methods and apparatus relating to techniques for avoiding cache lookup for cold cache. In an example, an apparatus comprises logic, at least partially comprising hardware logic, to receive a completion acknowledgment from the plurality of graphics processing units and in response to a determination that the workload is finished, to terminate one or more communication connections on the interconnect bridge. Other embodiments are also disclosed and claimed.
INTEL CORPORATION
G G G Y
G06F G06T G06F Y02D
additional inventional inventional additional
Balaji Joydeep Abhishek R. Altug Kiran C.
Vembu Ray Appu Koker Veernapu