Jaffery Watson Mendonsa & Hamilton LLP
Instructions and logic to perform floating-point and integer operations for machine learning
One embodiment provides for a graphics processing unit to accelerate machine-learning operations, the graphics processing unit comprising a multiprocessor having a single instruction, multiple thread (SIMT) architecture, the multiprocessor to execute at least one single instruction; and a first compute unit included within the multiprocessor, the at least one single instruction to cause the first compute unit to perform a two-dimensional matrix multiply and accumulate operation, wherein to perform the two-dimensional matrix multiply and accumulate operation includes to compute a 32-bit intermediate product of 16-bit operands and to compute a 32-bit sum based on the 32-bit intermediate product.
Intel Corporation
G G G G G G G G G G G G G G G G G
G06N G06F G06N G06F G06F G06T G09G G06F G06F G06F G06N G06N G06F G06F G06F G06N G06F
inventional additional inventional inventional inventional additional inventional inventional inventional inventional inventional inventional additional inventional additional additional additional
Michael S. Anbang Tatiana Kamal Himanshu Sanu K. Altug Rajkishore Balaji Vasanth Joydeep Sanjeev Xiaoming Ping T. Mark A. Abhishek R. Tsung-Han Eriko Nicolas C.
Strickland Yao Shpeisman Sinha Kaul Mathew Koker Barik Vembu Ranganathan Ray Jahagirdar Chen Tang Anders Appu Lin Nurvitadhi Galoppo Von Borries