Semiconductor memory device
A semiconductor memory device includes a first inverter, a second inverter, a first and second inner access transistors, and a first and second outer access transistors. The first inverter includes a first pull-up transistor and a first pull-down transistor, the second inverter includes a second pull-up transistor (PL2) and a second pull-down transistor, and the first inverter and the second inverter forms a latch circuit. The first and second inner access transistors and the first and second outer access transistors are electrically connected to the latch circuit, and channel widths of the second inner access transistor and the second outer access transistor are different from each other.
UNITED MICROELECTRONICS CORP.
G G H G H G H G G H H
G11C G11C H01L G11C H01L G11C H01L G11C G11C H01L H01L
inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional
Chia-Hui Wei-Chi Ming-Shing Chih-Han Ching Chao-Hsien Lu-Ran
Hwang Chen Chen Chen Chang Wu Huang