Fish & Richardson, P.C.
Method for fabricating thin-film transistor with bottom-gate or dual-gate configuration
 A method for fabricating a self-aligned thin-film transistor, in accordance with the present invention, first involves forming a gate electrode on an insulating layer. Next, a gate dielectric layer is formed to enclose the gate electrode. Subsequently, a semiconductor layer, a conducting layer, and a first dielectric layer are formed to cover the substrate and the gate dielectric layer. Afterwards, a chemical mechanical polishing process is applied to subsequently polish the first dielectric layer and the conducting layer to expose the semiconductor layer above the gate electrode. Therefore, the conducting layer disposed at opposite sides of the gate electrode is self-aligned to act as the source/drain regions of the fabricated TFT device. 
National Science Council
H H H H H
H01L H01L H01L H01L H01L
inventional inventional inventional inventional inventional
Horng-Chih Hsiao-Yi Liang-Po Chun-Yen
Lin Lin Chen Chang