Vierra Magen Marcus LLP
Method of reducing hot electron injection type of read disturb in dummy memory cells
Read disturb is reduced for dummy memory cells in a charge-trapping memory device such as a 3D memory device. The memory device includes a selected NAND string and an unselected NAND string. In the unselected NAND string, a dummy memory cell is adjacent to a select gate transistor. During a read operation involving the selected NAND string, a voltage of the dummy memory cell is increased in two steps to minimize a gradient in a channel of the unselected NAND string between the dummy memory cell and the select gate transistor. During the first step, the select gate transistor is conductive so that the channel is connected to a driven bit line. During the second step, the select gate transistor is non-conductive. Voltages on unselected word lines can also be increased in two steps to set a desired channel boosting level in the unselected NAND string.
SanDisk Technologies LLC
G G G G G G G
G11C G11C G11C G11C G11C G11C G11C
inventional inventional additional inventional inventional inventional inventional
Wei Hong-Yan Yingda
Zhao Chen Dong