Birch, Stewart, Kolasch & Birch, LLP
Control circuit and control method for controlling delay lock loop in dynamic random access memory
A dynamic random access memory (DRAM) includes a delay lock loop (DLL), a clock tree, an off-chip driver (OCD), a phase detector (PD) and a filter. The DLL receives a reference clock and updates a delay line, and then outputs a calibrated clock via the clock tree; the PD receives the calibrated clock via the clock tree and detects a phase difference between the calibrated clock and the reference clock; and the filter activates the DLL to update the delay line according the phase difference, wherein when a READ command is received, the filter increases the number of activations for the DLL to update the delay line, thereby shortening the access time of the DRAM.
NANYA TECHNOLOGY CORPORATION
H G H H H G G G
H03L G11C H03L H03L H03L G11C G11C G11C
inventional inventional inventional inventional inventional inventional inventional inventional
Wen-Ming Chuan-Jen
Lee Chang