Amin, Turocy & Watson, LLP
Matrix multiplication on a systolic array
Techniques facilitating matrix multiplication on a systolic array are provided. A computer-implemented method can comprise populating, by a system operatively coupled to a processor, respective first registers of one or more processing elements of a systolic array structure with respective input data bits of a first data matrix. The one or more processing elements can comprise a first processing element that comprises a first input data bit of the first data matrix and a first activation bit of a second data matrix. The method can also include determining, by the system, at the first processing element, a first partial sum of a third data matrix. Further, the method can include streaming, by the system, the first partial sum of the third data matrix from the first processing element.
INTERNATIONAL BUSINESS MACHINES CORPORATION
G
G06F
inventional
Vijayalakshmi Chia-Yu Victor Kailash Jungwook Jintao
Srinivasan Chen Han Gopalakrishnan Choi Zhang