Sughrue, Mion, Zinn, Macpeak, and Seas
Memory address control apparatus with separate translation look aside buffers for a data processor using a virtual memory technique
 A memory control apparatus for a data processor using a virtual memory technique includes two cache memories one for storing a portion of the instructions located in the main memory (MMU), the other for storing a portion of the operand data located in main memory. A separate translation look aside buffer (TLB) is connected to each cache memory, with the TLB connected to the cache memory storing instructions operating to translate logical addresses to real addresses in the MMU storing instructions, while the TLB connected to the cache memory storing operand data operating to translate logical addresses to real addresses in the MMU storing operand data. 
Nippon Electric Co., Ltd.
G
G06F
inventional
Masato
Saito