Lerner, David, Littenberg, Krumholz & Mentlik, LLP
Single package dual channel memory with co-support
A microelectronic package can include a support element having first and second surfaces and substrate contacts at the first or second surface, zeroth and first stacked microelectronic elements electrically coupled with the substrate contacts, and terminals at the second surface electrically coupled with the microelectronic elements. The second surface can have a southwest region encompassing entire lengths of south and west edges of the second surface and extending in orthogonal directions from the south and west edges one-third of each distance toward north and east edges of the second surface, respectively. The terminals can include first terminals at a southwest region of the second surface, the first terminals configured to carry address information usable by circuitry within the microelectronic package to determine an addressable memory location from among all the available addressable memory locations of the memory storage arrays of at least one of the zeroth or first microelectronic elements.
Invensas Corporation
H H H H G H H G H H H H H H G H H H H H H H H H H H G H H G H
H01L H01L H01L H01L G11C H01L H01L G11C H01L H01L H01L H01L H01L H01L G11C H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L G11C H01L H01L G11C H01L
additional inventional additional additional inventional additional additional inventional additional inventional additional additional additional additional inventional additional additional additional additional additional additional additional additional additional additional additional inventional additional additional inventional additional
Yong Belgacem Richard Dewitt Wael Zhuowen
Chen Haba Crisp Zohni Sun