Nikolai & Mersereau, P.A.
Clock tree synthesis for low power consumption and low clock skew
A method for low power clock tree synthesis using buffer insertion, removal and resizing for high-speed VLSI design is proposed. A developed tool can be embedded in the existing clock tree synthesis design flow to ensure satisfying both specifying database constrains and clock skew constrains. For a given clock tree netlist, location information of buffers, parameters of wires and buffers' timing and power library are all included. Buffer delay and wire delay of the given clock tree netlist are calculated first. Then, a feasible solution is solved if an input netlist is not feasible for given constrains. Finally, a modified low power clock tree netlist, which satisfies timing specifications, is obtained using the proposed method.
Chang Gung University
G G G G G G G
G06F G06F G06F G06F G06F G06F G06F
inventional additional inventional additional additional inventional inventional
Wu-Shiung Chia-Chi Chao-Kai Ming-Hong
Feng Chu Chang Lai