Michael Best & Friedrich LLP
Storage device operations based on bit error rate (BER) estimate
A data storage device may include a memory and a controller that includes an error correction coding (ECC) decoder configured to operate in a plurality of decoding modes. The controller also includes a bit error rate estimator configured to determine, based on data received from the memory, bit error rate estimates for ECC codewords from the memory. The controller also includes a data path management unit configured to reorder the codewords based on the bit error rate estimates and to provide the reordered codewords to the ECC decoder.
WESTERN DIGITAL TECHNOLOGIES, INC.
G G G H G H G H H G H H H
G06F G06F G06F H03M G06F H03M G11C H03M H03M G06F H03M H03M H03M
inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional
Idan Ariel Yuri Eran Yan Alexander
Alrod Navon Ryabinin Sharon Dumchin Bazarsky