Cooper Legal Group
Phase locked loop (PLL) with multi-phase time-to-digital converter (TDC)
One or more techniques or systems for locking a phase locked loop (PLL) are provided herein. In some embodiments, a multi-phase time-to-digital converter (TDC) includes a first phase finder, a phase predictor, a second phase finder, and a phase switch. For example, the first phase finder is configured to generate a first fractional phase signal based on a multi-phase variable clock (CKV) signal. For example, the phase predictor is configured to generate a phase select (QSEL) signal or a multi-phase CKV select (CKVSEL) signal based on a frequency command word (FCW) signal or the multi-phase CKV signal. For example, the second phase finder is configured to generate a second fractional phase signal based on the CKVSEL signal or the QSEL signal. For example, the phase switch is configured to select the first or second fractional phase signal based on a phase error (PHE) signal.
Taiwan Semiconductor Manufacturing Company Limited
H H H H
H03L H03L H03M H03L
inventional inventional inventional inventional
Robert Bogdan Kuang-Kai Chewn-Pu Lee Tsung Huan-Neng Feng Wei Hsien-Yuan
Staszewski Yen Jou Hsiung Chen Kuo Liao