Magnetic random access memory (MRAM) layout with uniform pattern
A large scale memory array includes a uniform pattern of uniformly sized dummy bit cells and active bit cells. Sub-arrays within the large scale memory array are separated by the dummy bit cells. Signal distribution circuitry is formed with a width or height corresponding to the width or height of the dummy bit cells so that the signal distribution circuitry occupies the same footprint as the dummy bit cells without disrupting the uniform pattern across the large scale array. Edge dummy cells of a similar size or larger than the standard size bit cells may be placed around the edge of the large scale array to further reduce pattern loading affects.
QUALCOMM Incorporated
G Y H G G
G11C Y10T H01L G11C G11C
inventional additional additional inventional inventional
Tae Hyun Jung Pill Kangho Xia Seung H.
Kim Kim Lee Li Kang