Memory device having a variable data output length
 A synchronous memory device and methods of operation and controlling such a device. The method of controlling the memory device includes providing block size information to the memory device, synchronously with respect to an external clock signal, wherein the block size information defines an amount of data to be output by the memory device in response to a read request. The method further includes issuing a first read request to the memory device, wherein the memory device receives the first read request synchronously with respect to a transition of the external clock signal. 
Rambus Inc.
G G G G G G G G G G G G Y G G G G G G G G G G G G G G G G G G
G11C G06F G06F G06F G11C G06F G11C G11C G11C G11C G11C G11C Y02D G11C G11C G11C G11C G06F G06F G06F G06F G11C G11C G06F G11C G06F G11C G11C G06F G11C G11C
inventional inventional inventional additional inventional inventional inventional inventional inventional additional inventional inventional additional inventional inventional inventional inventional inventional inventional inventional inventional inventional additional additional inventional inventional inventional inventional inventional inventional inventional
Mark Michael
Horowitz Farmwald