J.C. Patents
Timing control method for operating synchronous memory
A timing control method for operating a synchronous memory. The synchronous memory has a local data bus, a signal amplification bus and a global data bus. The timing control method includes manipulating the local data bus, the signal amplification bus and the global bus such that a series of operations including pre-charging the local data buses, developing signals on the amplifier buses is performed evenly within one clock cycle. Amplifying and transferring local data to global data is moved to next cycle and hid within the local data pre-charging period.
Elite Semiconductor Memory Technology Inc.
G G G G G G G G G
G11C G11C G11C G11C G11C G11C G11C G11C G11C
inventional inventional inventional inventional inventional inventional inventional inventional inventional
Chien-Yi
Chang