Kowert, Hood, Munyon, Rankin & Goetzel, P.C.
Spur cancelation in phase-locked loops using a reconfigurable digital-to-time converter
A clock signal generated by a fractional-N phase-locked loop circuit may include deterministic jitter resulting from a sigma-delta modulation of a frequency divisor used by a divider circuit. In order to reduce such jitter, a cancelation circuit is employed that can generate a feedback signal by delaying an output signal from the divider circuit, where the amount of delay applied to the output signal is based on an accumulated phase residue from the modulation of the frequency divisor. The resultant feedback signal is compared to a reference signal, results of which are used to adjust an oscillator circuit generating the clock signal, thereby reducing the deterministic jitter.
Apple Inc.
H H H H
H03L H03L H03L H03L
inventional inventional inventional inventional
Boon-Aik Samed Dennis M. Yu
Ang Maltabas Fischette, Jr. Chen