Eschweiler & Associates, LLC
Real time automatic and background calibration at embedded duty cycle correlation
The present disclosure relates to a clock generation system. The system includes a clock source, a tuning buffer, an output buffer, a duty cycle measurement circuit and an automatic calibration component. The clock source generates a clock signal. The tuning buffer is configured to generate a corrected clock signal from the clock signal according to adjustment values. The output buffer is configured to generate an output clock signal from the corrected clock signal. The duty cycle measurement circuit is configured measure a duty cycle of the output clock signal. The automatic calibration component is configured to generate the adjustment values according to the duty cycle measurement and the specification values.
Taiwan Semiconductor Manufacturing Co., Ltd.
G H
G06F H03K
inventional inventional
Chih-Hsien Matt Tsung-Hsien Mao-Hsuan Min-Shueh
Chang Li Tsai Chou Yuan