Withrow & Terranova, PLLC
Data bit inversion tracking in cache memory to reduce data bits written for write operations
Data bit inversion tracking in cache memory to reduce data bits written for write operations is disclosed. In one aspect, a cache memory including a cache controller and a cache array is provided. The cache array includes one or more cache entries, each of which includes a cache data field and a bit change track field. The cache controller compares a current cache data word to a new data word to be written and stores a bit track change word representing the difference (i.e., inverted bits) between the current cache data word and the new data word in the bit change track field. By using the bit track change word stored in the bit change track field to determine whether fewer bit writes are required to write data in an inverted or a non-inverted form, power consumption can be reduced for write operations through reduced bit write operations.
QUALCOMM Incorporated
G G G G H G G G G G G G G G Y G G G G
G06F G11C G11C G11C H03M G06F G11C G11C G11C G06F G11C G06F G11C G11C Y02D G11C G11C G11C G06F
inventional inventional inventional additional inventional inventional inventional inventional inventional additional inventional inventional inventional additional additional inventional inventional additional inventional
Sungryul Jung Pill Hyunsuk
Kim Kim Shin