Wagner, Murabito & Hao LLP
Method to fabricate MIM capacitor using damascene process
In one embodiment, the present invention recites forming a number of first openings in a first substrate. The present embodiment then recites forming a copper region within each first openings during a damascene process, wherein each copper region has a top surface. The present embodiment then disposes a dielectric layer proximate to the top surface of each of the first copper regions during the damascene process. After depositing a second substrate over the dielectric, a number of second openings in a second substrate are made. Next, a number of second copper regions are formed in the second openings, during the damascene process. The dielectric region is thus disposed between the first copper regions and the second copper regions. In so doing, the dielectric region forms a dielectric barrier between the first copper regions and the second copper regions such that a metal-insulator-metal (MIM) capacitor is formed during a damascene process.
Chartered Semiconductors Manufacturing Limited Agilent Technologies Incorporated
H H H H H H
H01L H01L H01L H01L H01L H01L
inventional inventional inventional additional additional additional
Chit Hwei Chaw Sing
Ng Ho