McDermott Will & Emery LLP
Semiconductor device
The semiconductor device including: two fins having rectangular parallelepiped shapes arranged in parallel in X-direction; and a gate electrode arranged thereon via a gate insulating film and extending in Y-direction is configured as follows. First, a drain plug is provided over a drain region located on one side of the gate electrode and extending in Y-direction. Then, two source plugs are provided over a source region located on the other side of the gate electrode and extending in Y-direction. Also, the drain plug is arranged in a displaced manner so that its position in Y-direction may not overlap with the two source plugs. According to such a configuration, the gate-drain capacitance can be made smaller than the gate-source capacitance and a Miller effect-based circuit delay can be suppressed. Further, as compared with capacitance on the drain side, capacitance on the source side increases, thereby improving stability of circuit operation.
RENESAS ELECTRONICS CORPORATION
H H H H H H H
H05K H01L H01L H01L H01L H01L H01L
inventional inventional inventional additional inventional inventional additional
Tetsuya Mitsuru Katsumi Takashi
Watanabe Miyamori Tsuneno Shimizu