Scully, Scott, Murphy & Presser, P.C.
Electrical overstress protection circuit
A semiconductor circuit for electric overstress (EOS) protection is provided. The semiconductor circuit employs an electrostatic discharge (ESD) protection circuit, which has a resistor-capacitor (RC) time-delay network connected to a discharge capacitor. An electronic component that has voltage snapback property or a diodic behavior is connected to alter the logic state of the gate of the discharge transistor under an EOS event. Particularly, the electronic component is configured to turn on the gate of the discharge capacitor throughout the duration of an electrical overstress (EOS) condition as well as throughout the duration of an ESD event. A design structure may be employed to design or manufacture a semiconductor circuit that provides protection against an EOS condition without time limitation, i.e., without being limited by the time constant of the RC time delay network for EOS events that last longer than 1 microsecond.
International Business Machines Corporation
G H
G06F H01L
inventional inventional
Robert J. Junjun Shunhua T. Mujahid John B. Kiran V.
Gauthier, Jr. Li Chang Muhammad Campi, Jr. Chatty