Ostrolenk, Faber, Gerb & Soffen, LLP
Dynamic deep depletion field effect transistor
A vertical conduction trench FET has a plurality of trenches containing conductive polysilicon gates. The mesas between the trenches have a source diffusion region connected to a common source electrode. The trenches are spaced so that the depletion regions induced by the trench gate will overlap to pinch off conduction through the mesa to turn off the device. The gate potential is pulsed. The polysilicon in the trenches may be separated into two insulated portions. The pulses may be applied simultaneously or sequentially to the polysilicon gates.
International Rectifier Corporation
H H H
H01L H01L H01L
inventional inventional inventional
Xin Igor
Li Bol