McClure, Qualey & Rodack, LLP
Reading circuit and method
A reading circuit is provided in the invention. The reading circuit includes a sensitive amplifier circuit and a latch circuit. A sensitive amplifier circuit is coupled to a first bit line and a second bit line to connect with a storage device, and includes a first inverter and a second inverter. The first bit line is coupled to a source of a first transistor of the first inverter and the second bit line is coupled to a source of a second transistor of the second inverter. The latch circuit is coupled to the sensitive amplifier circuit and outputs an output signal generated by the sensitive amplifier circuit.
SHANGHAI ZHAOXIN SEMICONDUCTOR CO., LTD.
G G G
G11C G11C G11C
inventional inventional inventional
Wenxiao Jiesheng
Li Chen