Ladas & Parry LLP
Method of controlling pipeline analog-to-digital converter and pipeline analog-to-digital converter implementing the same
Provided are a pipeline Analog-to-Digital Converter (ADC) without a front-end Sample-and-Hold Amplifier (SHA) and a method of controlling the same. The method includes the steps of: simultaneously sampling, at an ADC and a residual signal generator included in a first stage, an analog input signal and respectively generating a first sampling value and a second sampling value; holding, at the residual signal generator, the second sampling value, and simultaneously amplifying and converting, at the ADC, the first sampling value into a corresponding digital code; and generating, at the residual signal generator, a residual signal using the digital code. The pipeline ADC and method of controlling the same minimize sampling mismatch caused by removing a front-end SHA, thereby ensuring stable performance without a front-end SHA. Since a front-end SHA is not used, it is possible to reduce chip size and power consumption, and improve the performance of the ADC.
Electronics and Telecommunications Research Institute
H H H
H03M H03M H03M
additional inventional additional
Seung Chul Kwi Dong Jong Kee Young Kyun Young Deuk Jong Dae
Lee Kim Kwon Cho Jeon Kim