Access methods and circuits for memory devices having multiple banks
A method can include storing a plurality of addresses within one cycle of a timing clock, each address corresponding to a storage location of a memory device; and following the one cycle, accessing a plurality of banks of the memory device in response to the stored addresses corresponding to different banks and preventing access to any one of the plurality of banks by more than one address of the one cycle; wherein each bank includes memory cells arranged into rows and columns that comprise the storage locations.
Cypress Semiconductor Corporation
G G G G G G
G11C G11C G11C G11C G11C G11C
inventional inventional inventional inventional inventional inventional
Jun Thinh Joseph
Li Tran Tzou