Farjami & Farjami LLP
Method and system for predictive layout generation for inductors with reduced design cycle
In one embodiment, a number of parameter values for an inductor, such as a spiral inductor, are received. Examples of the parameter values are Number of Turns, Spacing, Width, Xsize, and Ysize parameter values. From the received parameter values, a number of parasitic values for a subcircuit model of the inductor are determined. For example, parasitic resistor values and parasitic capacitor values of the inductor are determined. The parasitic resistor values and parasitic capacitor values are used in simulating the circuit comprising the inductor. An inductor layout is then generated that results in parasitic values that are the same as the parasitic values already used in simulating the circuit comprising the inductor. As such, the parasitic values of the inductor have already been taken into account in the initial circuit simulation and, there is no need to extract the internal parasitics of the inductor for further circuit simulations.
Conexant Systems, Inc.
G G
G06F G06F
inventional inventional
Bijan Paolo Paramjit Rajesh Francis M Andy Koen Mishel
Bhattacharyya Miliozzi Singh Divecha Rotella Brotman Lampaert Matloubian