Baker & McKenzie LLP
Buffering circuit with reduced dynamic power consumption
A buffering circuit with reduced power consumption is provided. The output buffering circuit includes first and second amplifier circuits. The first amplifier circuit includes a first input stage and a first output stage both coupled between a first power voltage and a second power voltage lower than the first power voltage, and an assistant discharging unit configured to provide a discharging current flowing from a first output node to a first intermediate power voltage during a discharging operation of the first amplifier circuit. The second amplifier circuit includes a second input stage and a second output stage both coupled between the first power voltage and the second power voltage, and an assistant charging unit configured to provide a charging current flowing from a second intermediate power voltage to a second output node during a charging operation of the second amplifier circuit. The first and second amplifier circuits can have reduced output voltage ranges and hence reduced total power consumption.
NCKU Research and Development Foundation Himax Technologies Limited
H G G H G G
H03F G09G G09G H03F G09G G09G
inventional additional additional inventional inventional additional
Ying-Lieh Jia-Hui Chien-Hung Chin-Tien
Chen Wang Tsai Chang