Jaffery Watson Mendonsa & Hamilton LLP
Compute optimization mechanism for deep neural networks
An apparatus to facilitate compute optimization is disclosed. The apparatus includes a memory device including a first integrated circuit (IC) including a plurality of memory channels and a second IC including a plurality of processing units, each coupled to a memory channel in the plurality of memory channels.
INTEL CORPORATION
G G G G G G G G G G G G G G G G G G G
G06F G06N G06T G09G G06N G09G G06F G06N G06N G06T G09G G06N G09G G09G G09G G09G G06F G09G G06F
inventional inventional inventional additional inventional inventional inventional inventional inventional inventional additional inventional additional additional additional additional inventional additional inventional
Joydeep Eriko Subramaniam Sara S. John H. Nicolas C. Farshad Wenyin Adam T. Josh B. Devan Linda L. Jeffery S. Prasoonkumar Feng Dukhwan Narayan Travis T. Abhishek R. Balaji Altug Nadathur Rajagopalan Karthik Kamal Rajkishore Tsung-Han Justin E. Ben J.
Ray Nurvitadhi Maiyuran Baghsorkhi Feit Galoppo Von Borries Akhbari Fu Lake Mastronarde Burke Hurd Boles Surti Chen Kim Srinivasa Schluessler Appu Vembu Koker Satish Vaidyanathan Sinha Barik Lin Gottschlich Ashbaugh