Fish & Richardson P.C.
Memory device
To provide a memory device where multiple pieces of multilevel data can be written and read. The memory device includes first to fifth transistors, first to fourth capacitors, first to fourth nodes, and first and second wirings. The first node is connected to the first capacitor and a gate of the first transistor, the second node is connected to the second capacitor and a gate of the second transistor, the third node is connected to the third capacitor and a gate of the third transistor, and the fourth node is connected to the fourth capacitor and a gate of the fourth transistor. Multiple pieces of multilevel data is written to the first to fourth nodes through the second to fifth transistors. The second to fifth transistors each preferably include an oxide semiconductor in a channel formation region.
Semiconductor Energy Laboratory Co., Ltd.
G G G G G G H G G
G11C G11C G11C G11C G11C G11C H01L G11C G11C
inventional inventional additional additional inventional inventional additional inventional inventional
Takanori Kiyoshi Shunpei
Matsuzaki Kato Yamazaki