Zagorin, O'Brien & Graham, LLP
Multiple-thread processor with single-thread interface shared among threads
A processor includes logic for tagging a thread identifier (TID) for usage with processor blocks that are not stalled. Pertinent non-stalling blocks include caches, translation look-aside buffers (TLB), a load buffer asynchronous interface, an external memory management unit (MMU) interface, and others. A processor includes a cache that is segregated into a plurality of N cache parts. Cache segregation avoids interference, &#8220;pollution&#8221;, or &#8220;cross-talk&#8221; between threads. One technique for cache segregation utilizes logic for storing and communicating thread identification (TID) bits. The cache utilizes cache indexing logic. For example, the TID bits can be inserted at the most significant bits of the cache index.
Sun Microsystems, Inc.
G G G G G G G
G06F G06F G06F G06F G06F G06F G06F
inventional inventional inventional inventional inventional inventional inventional
Gary William N. Marc Joseph I.
Lauterbach Joy Tremblay Chamdani