WPAT, PC
Memory system and memory access interface device thereof
The present disclosure discloses a memory access interface device. The clock generation circuit thereof generates reference clocks. Each of the DDR access signal transmission circuits thereof, under a DDR mode, adjusts a phase and a duty cycle of one of DDR access signals according to one of DDR reference clock signals to generate one of output access signals to access the memory device. The data signal transmission circuit thereof, under an SDR mode, applies a minimum latency on an SDR data signal according to the command and address reference clock signal to generate an output SDR data signal to access the memory device. The command and address signal transmission circuit thereof, under either the DDR or SDR mode, applies a programmable latency on a command and address signal according to the command and address reference clock signal to generate an output command and address signal to access the memory device.
REALTEK SEMICONDUCTOR CORPORATION
G H G G G G
G11C H03K G11C G11C G11C G11C
inventional inventional inventional inventional inventional inventional
Min-Han Kuo-Wei Fu-Chin Chun-Chi Shih-Han Chih-Wei Shih-Chang Gerchih
Tsai Chi Tsai Yu Lin Chang Chen Chou