Volentine, Whitt & Francos, PLLC
Semiconductor chip including alignment pattern
A semiconductor chip including an alignment pattern is provided. The semiconductor chip includes a substrate associated with a main chip region of a semiconductor wafer and including a scribe lane. A lower interlayer insulating layer is disposed on the substrate, a low-K layer including dummy metal patterns is disposed on the lower interlayer insulating layer, an alignment pattern is disposed on the low-K layer, and a passivation layer covers the alignment pattern.
Samsung Electronics Co., Ltd.
H H H H H H H
H01L H01L H01L H01L H01L H01L H01L
inventional additional inventional inventional inventional additional inventional
Yoon Sung Jun Ho Byung Moon Hyun Su Yun Hee Jung Ho
Kim Yoon Bae Sim Kim Choi