Approach for chip-level flop insertion and verification based on logic interface definition
Systems and methods for inserting flops at the chip-level to produce a signal delay for preventing buffer overflow are disclosed herein. Shells of modules described in an RTL description and their connections are analyzed to determine a signal latency between a sender block and a receiver block. The logical interfaces of the shells are grouped in a structured document with associated rules. Flops are inserted between the sender block and the receiver block to introduce a flop delay to meet physical design timing requirement and prevent a buffer of the receiver block from overflowing due to data that is already in-flight when a flow control signal is sent by the receiver block. The sum of a delay on a data line and a delay on a flow control line measured in clock cycles must be less than a depth of the buffer.
Cavium, LLC.
G G G
G06F G06F G06F
inventional inventional inventional
Weihuang Gerald Premshanth Srinath Nikhil
Wang Schmidt Theivendran Atluri Jayakumar