Goodwin Procter LLP
Method for manufacturing dummy gate in gate-last process and dummy gate in gate-last process
A method for manufacturing a dummy gate in a gate-last process and a dummy gate in a gate-last process are provided. The method includes: providing a semiconductor substrate; growing a gate oxide layer on the semiconductor substrate; depositing bottom-layer amorphous silicon on the gate oxide layer; depositing an ONO structured hard mask on the bottom-layer amorphous silicon; depositing top-layer amorphous silicon on the ONO structured hard mask; depositing a hard mask layer on the top-layer amorphous silicon, and trimming the hard mask layer so that the trimmed hard mask layer has a width less than or equal to 22 nm; and etching the top-layer amorphous silicon, the ONO structured hard mask and the bottom-layer amorphous silicon in accordance with the trimmed hard mask layer, and removing the hard mask layer and the top-layer amorphous silicon.
INSTITUTE OF MICROELECTRONICS, CHINESE ACADEMY OF SCIENCES
H H H H
H01L H01L H01L H01L
inventional inventional inventional inventional
Junfeng Chao Chunlong Jiang
Li Zhao Li Yan