Lowe Hauptman & Ham, LLP
System and methods for converting planar design to FinFET design
A method for generating a layout for a device having FinFETs from a first layout for a device having planar transistors is disclosed. The planar layout is analyzed and corresponding FinFET structures are generated in a matching fashion. The resulting FinFET structures are then optimized. Dummy patterns and a new metal layer may be generated before the FinFET layout is verified and outputted.
Taiwan Semiconductor Manufacturing Company, Ltd.
H H G H H H H H G H G H
H01L H01L G03F H01L H01L H01L H01L H01L G06F H01L G06F H01L
inventional additional inventional inventional inventional additional inventional additional inventional inventional inventional inventional
Ting-Chu Chung-Hsien Clement Hsingjen Chih-Sheng Yi-Tang Ming-Feng
Ko Chen Wann Chang Lin Shieh