Fletcher Yoder, P.C.
Systems and methods for generating stagger delays in memory devices
A semiconductor device may include a number of memory banks, an output buffer that couples to the memory banks, a number of switches that couple a voltage source to the output buffer, and a stagger delay circuit. The stagger delay circuit may include a resistor-capacitor (RC) circuit that outputs a current signal that corresponds to a data voltage signal received by the RC circuit. The stagger delay circuit may also include a logic circuit that determines a strength of the current signal and sends a first gate signal to a first portion of the switches based on the strength.
Micron Technology, Inc.
G G G Y G G G G G G
G11C G11C G11C Y02D G06F G11C G11C G11C G11C G11C
inventional additional inventional additional inventional inventional additional inventional additional additional
Michael V.
Ho