Cooper Legal Group, LLC
Duplicate layering and routing
In some embodiments, a semiconductor arrangement comprises a stacked interconnect structure comprising a first interconnect structure and a second interconnect structure. The stacked interconnect structure has a relatively larger aspect ratio than the first interconnect structure or the second interconnect structure, which reduces resistivity and improves performance. In some embodiments, a duplicate interconnect path is inserted into a design layout for a semiconductor arrangement. The duplicated interconnect path provides an additional path between a first net and a second net connected by an interconnect path. Connecting the first net and the second net by the interconnect path and the duplicated interconnect path reduces resistivity and improves performance. In some embodiments, a semiconductor arrangement comprises cell pin operatively coupled to a duplicate cell pin. The cell pin and the duplicate cell pin are operatively coupled to a logic structure to reduce resistivity and improve performance.
Taiwan Semiconductor Manufacturing Company Limited
H H H H G H G
H01L H01L H01L H01L G06F H01L G06F
inventional inventional inventional inventional inventional additional inventional
Chi-Yeh Chung-Hsing Huang-Yu
Yu Wang Chen