Cushman Darby & Cushman, L.L.P.
Semiconductor memory having a plurality of I/O buses
 A synchronous dynamic random access memory capable of accessing data in a memory cell array therein in synchronism with a system clock from an external system such as a central processing unit (CPU). The synchronous DRAM receives an external clock and includes a plurality of memory banks each including a plurality of memory cells and operable in either an active cycle or a precharge cycle, a circuit for receiving a row address strobe signal and latching a logic level of the row address strobe signal in response to the clock, an address input circuit for receiving an externally generated address selecting one of the memory banks, and a circuit for receiving the latched logic level and the address from the address input circuit and for outputting an activation signal to the memory bank selected by the address and an inactivation signals to unselected memory banks when the latched logic level is a first logic level, so that the selected memory bank responsive to the activation signal operates in the active cycle while the unselected memory banks responsive to the inactivation signals operate in the precharge cycle. 
Samsung Electronics Co., Ltd.
G G G G G G G G G G G G
G11C G11C G11C G11C G11C G11C G11C G11C G11C G11C G11C G11C
inventional inventional inventional inventional additional inventional inventional inventional inventional inventional inventional inventional
Churoo Si-Yeol Yun-Ho Chull-Soo Seung-Hun Myung-Ho Hyun-Soon Ho-Cheol Tae-Jin
Park Lee Choi Kim Lee Kim Jang Lee Kim