Nicholson De Vos Webster & Elliot LLP
Apparatus and method for managing data bias in a graphics processing architecture
An apparatus and method are described for managing data which is biased towards a processor or a GPU. For example, an apparatus comprises a processor comprising one or more cores, one or more cache levels, and cache coherence controllers to maintain coherent data in the one or more cache levels; a graphics processing unit (GPU) to execute graphics instructions and process graphics data, wherein the GPU and processor cores are to share a virtual address space for accessing a system memory; a GPU memory addressable through the virtual address space shared by the processor cores and GPU; and bias management circuitry to store an indication for whether the data has a processor bias or a GPU bias, wherein if the data has a GPU bias, the data is to be accessed by the GPU without necessarily accessing the processor's cache coherence controllers.
Intel Corporation
G G G G G G G G G G G
G06F G06T G06T G06F G06F G06F G06F G06F G06F G06F G06F
inventional inventional inventional additional additional inventional additional inventional inventional inventional additional
Abhishek R. Altug Balaji Joydeep
Appu Koker Vembu Ray