Kim & Stewart LLP
Memory system configured to update write voltage applied to memory cells based on number of write or erase operations
A memory system includes a semiconductor storage device including a memory cell array including a plurality of groups of memory cells, and a control circuit configured to perform, upon receipt of a write command, a write operation on one of the groups of memory cells, and a memory controller is configured to, when transmitting the write command to perform the write operation on the one of the groups of memory cells, determine a first write voltage value for the write operation based on a total number of write operations or erase operations that have been performed on the one of the groups of memory cells, and transmit the write command to the semiconductor storage device together with the determined first write voltage value.
TOSHIBA MEMORY CORPORATION
G G G G G G G G G G G G G
G11C G11C G11C G11C G11C G11C G11C G11C G06F G06F G11C G11C G11C
inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional additional inventional additional
Masanobu Hideki
Shirakawa Yamada