Volentine & Whitt, PLLC
Memory device performing post package repair (PPR) operation
A memory device including; a memory cell array including memory cells connected to word lines and bit lines, and redundancy memory cells connected to a redundancy word line and the bit lines, and control logic configured to control execution of a post package repair operation by the memory device. The control logic includes a PPR control circuit that programs a bad row address to a non-volatile memory during a normal PPR operation in response to the normal PPR command, and programs the bad row address to a volatile memory during a fast PPR operation in response to the fast PPR command, and replaces the bad row in the memory cell array with a redundancy row associated with the redundancy word line.
Samsung Electronics Co., Ltd.
G G G G G G G G
G11C G06F G11C G11C G11C G06F G11C G06F
additional additional inventional inventional inventional additional inventional inventional
Ju-Yun Yoo-Jung Seong-Jin
Jung Lee Lee