Static random access memory
An SRAM cell includes two inverters and three transistors. The first inverter includes a first end coupled to a first storage node and a second end coupled to a second storage node. The second inverter includes a first end coupled to the second storage node and a second end coupled to the first storage node. The first transistor includes a first end coupled to the first storage node, a second end and a control end. The second transistor includes a first end coupled to the second end of the first transistor, a second end coupled to a first bit line, and a control end. The third transistor includes a first end coupled between the second end of the first transistor and the first end of the second transistor, a second end, and a control end coupled to the first storage node.
UNITED MICROELECTRONICS CORP.
G G H G G G H
G11C G11C H01L G11C G11C G11C H01L
inventional inventional inventional inventional inventional inventional inventional
Hsin-Wen Zih-Yu Ya-Nan Chung-Cheng Yuan-Hui
Chen Chiu Mou Tsai Chen