Scully, Scott, Murphy & Presser, P.C.
Dual metal gate finFETs with single or dual high-K gate dielectric
A first high-k gate dielectric layer and a first metal gate layer are formed on first and second semiconductor fins. A first metal gate ring is formed on the first semiconductor fin. In one embodiment, the first high-k gate dielectric layer remains on the second semiconductor fin. A second metal gate layer and a silicon containing layer are deposited and patterned to form gate electrodes. In another embodiment, a second high-k dielectric layer replaces the first high-k dielectric layer over the second semiconductor fin, followed by formation of a second metal gate layer. A first electrode comprising a first gate dielectric and a first metal gate is formed on the first semiconductor fin, while a second electrode comprising a second gate dielectric and a second metal gate is formed on the second semiconductor fin. Absence of high-k gate dielectric materials on a gate wiring prevents increase in parasitic resistance.
International Business Machines Corporation
H H H H H H H
H01L H01L H01L H01L H01L H01L H01L
inventional additional inventional additional inventional inventional inventional
Brian J. Mahender
Greene Kumar