Code and data sharing among multiple independent processors
A system includes a memory and multiple processors. The memory further includes a shared section and a non-shared section. The processors further include at least a first processor and a second processor, both of which read-only access to the shared section of the memory. The first processor and the second processor are operable to execute shared code stored in the shared section of the memory, and execute non-shared code stored in a first sub-section and a second sub-section of the non-shared section, respectively. The first processor and the second processor execute the share code according to a first scheduler and a second scheduler, respectively. The first scheduler operates independently of the second scheduler.
MediaTek Inc.
G G G G G G G G Y G G G G
G06F G06F G06F G06F G06F G06F G06F G06F Y02D G06F G06F G06F G06F
additional additional additional inventional inventional additional additional inventional additional additional additional inventional inventional
Hsiao Tzu Chia-Wei Li-San
Feng Chang Yao