Process for making semiconductor dies, chips, and wafers using non-contact measurements obtained from DOEs of NCEM-enabled fill cells on test wafers that include multiple means/steps for enabling NC detection of GATECNT-GATE via opens
Improved processes for manufacturing semiconductor wafers, chips, or dies utilize in-line data obtained from non-contact electrical measurements (“NCEM”) of fill cells that contain structures configured to target/expose a variety of open-circuit, short-circuit, leakage, and/or excessive resistance failure modes. Such processes include evaluating one or more Designs of Experiments (“DOEs”), each comprised of multiple NCEM-enabled fill cells, in at least two variants, targeted to the same failure mode. Such DOEs include multiple means/steps for enabling non-contact (NC) detection of GATECNT-GATE via opens.
PDF Solutions, Inc.
G H H H H H G H H H H H H G H G G H H H G H
G06F H01L H01L H01L H01L H01L G01R H01L H01L H01L H01L H01L H01L G06F H01L G06F G06F H01L H01L H01L G06F H01L
additional additional inventional inventional inventional additional inventional additional inventional inventional inventional inventional inventional additional inventional additional additional additional inventional inventional additional additional
Marci Indranil Jeremy Kelvin Vyacheslav John Timothy Hans Kimon Andrzej Conor Dennis Tomasz Rakesh Christopher Markus Jonathan Simone Sheng-Che Larg Carl Sherry Nobuharu Marcin Hideki Stephen
Liao De Cheng Doong Rovner Kibarian Fiscus Eisenmann Michaels Strojwas O'Sullivan Ciplickas Brozek Vallishayee Hess Rauscher Haigh Comensoli Lin Weiland Taylor Lee Yokoyama Strojwas Matsuhashi Lam