Amerson Law Firm, PLLC
CMOS-based integrated circuit products with isolated P-wells for body-biasing transistor devices
One illustrative integrated circuit product disclosed herein comprises a PFET region and an NFET region defined in an active semiconductor layer of an SOI substrate, a deep N-well region positioned in the base semiconductor substrate, first and second isolated P-wells positioned in the base semiconductor substrate below the PFET region and the NFET region, respectively, wherein the first and second isolated P-wells engage the deep N-well region, and a deep isolation structure that extends into the deep N-well region, wherein a first portion of the deep isolation structure is laterally positioned between the first isolated P-well and the second isolated P-well to electrically isolate, in a horizontal direction, the first isolated P-well from the second isolated P-well. The product also includes at least one PFET transistor and at least one NFET transistor.
GLOBALFOUNDRIES Inc.
H H H H H H H H
H01L H01L H01L H01L H01L H01L H01L H01L
additional additional inventional inventional inventional inventional inventional inventional
Juhan
Kim