Jenkens & Gilchrist, P.C.
Combination prefetch buffer and instruction cache
 A cache memory system features a combination instruction cache and prefetch buffer, which obviates any requirement for a bus interconnecting the cache and buffer and which also effectively allows the instruction buffer to write data into the cache with improved utilization of prefetched instructions and with decreased use of power and silicon space. 
Advanced Micro Devices, Inc.
G G G G Y G
G06F G06F G06F G06F Y02D G06F
inventional additional inventional inventional additional inventional
Thang
Tran