Eschweiler & Potashnik, LLC
Boundary design to reduce memory array edge CMP dishing effect
In some embodiments, the present disclosure relates to a method of forming an integrated chip. The method includes forming a plurality of memory devices within an embedded memory region of a substrate and forming a plurality of transistor devices within a logic region of the substrate. A first isolation structure is formed within a boundary region of the substrate disposed between the logic region and the embedded memory region. The first isolation structure is formed within a recess in the substrate. A logic wall is formed over the first isolation structure. The logic wall surrounds the embedded memory region and has a first height that is greater than heights of the plurality of memory devices.
Taiwan Semiconductor Manufacturing Company, Ltd.
H H H H H
H01L H01L H01L H01L H01L
inventional inventional inventional inventional inventional
Wei Cheng Chien-Hung
Wu Chang