Volentine & Whitt, PLLC
Flash memory device having single page buffer structure and related programming operations
A flash memory device is provided, and the flash memory device comprises memory cells, a sense node connected to a selected bit line, a load circuit connected to the sense node, and first and second sense and register circuits, each connected to the sense node. The first sense and register circuit is configured to store a first data value in accordance with the voltage level of the sense node during an initial read interval of a multi-bit program operation. The load circuit is configured to selectively pre-charge the sense node in accordance with the data value stored in the first sense and register circuit during a verify read interval of the multi-bit program operation. A multi-bit programming method for the flash memory device is also provided.
Samsung Electronics Co., Ltd.
G G G G G G G G G
G11C G11C G11C G11C G11C G11C G11C G11C G11C
inventional inventional additional inventional inventional additional additional inventional inventional
Jin-Sung Seung-Jae
Park Lee