Synchronous memory device
A synchronous semiconductor memory device including a memory cell array and a plurality of input receivers to sample address information synchronously with respect to a clock signal. The address information includes a row address and a column address. The memory device further includes a plurality of sense amplifiers to sense data from a row of the memory cell array, the row of the memory cell array being identified by the row address. Furthermore, the memory device includes a plurality of column decoders coupled to the plurality of sense amplifiers to access, based on the column address, a plurality of data bits of the data sensed by the plurality of sense amplifiers. In addition, the memory device includes a plurality of output drivers to output the plurality of data bits, the plurality of output drivers outputs a first portion of the plurality of data bits synchronously with respect to a rising edge transition of the first clock signal, and the plurality of output drivers outputs a second portion of the plurality of data bits synchronously with respect to a falling edge transition of the first clock signal.
Rambus Inc.
G G G G G G G G G G G G G G G G G G G G G G G G G G G G G G G G G
G06F G06F G06F G06F G11C G11C G06F G11C G11C G11C G06F G11C G11C G11C G11C G06F G11C G11C G06F G11C G06F G11C G06F G11C G11C G11C G06F G11C G11C G11C G11C G11C G11C
inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional additional additional inventional inventional inventional inventional inventional additional inventional inventional inventional additional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional
Mark Michael
Horowitz Farmwald