Method and apparatus for improving memory operation and yield
A memory circuit includes a memory interface. A first memory receives a first read address from the memory interface. A second memory stores addresses of defective memory locations found in the first memory, receives the first read address from the memory interface, compares the first read address to the addresses stored in the second memory, and, if a matching address is found, reads first data from the second memory. The first memory reads second data from a memory location in the first memory corresponding to the first read address. A multiplexer receives the second data and the first data from the first memory and the second memory, respectively, when the matching address is found, and selectively outputs one of the second data and the first data to the memory interface.
Marvell International Ltd.
G G G G G G G G G G G G G G G G G G G G
G11C G11C G11C G11C G11C G11C G11C G11C G06F G11C G06F G11C G11C G11C G11C G11C G11C G11C G11C G11C
inventional additional inventional inventional additional additional additional additional inventional inventional inventional additional inventional additional inventional inventional additional additional inventional inventional
Saeed Sehat
Azimi Sutardja