Systems and methods for reducing branch misprediction penalty
In a processing system capable of single and multi-thread execution, a branch prediction unit can be configured to detect hard to predict branches and loop instructions. In a dual-threading (simultaneous multi-threading) configuration, one instruction queues (IQ) is used for each thread and instructions are alternately sent from each IQ to decode units. In single thread mode, the second IQ can be used to store the “not predicted path” of the hard-to-predict branch or the “fall-through” path of the loop. On mis-prediction, the mis-prediction penalty is reduced by getting the instructions from IQ instead of instruction cache.
Freescale Semiconductor, Inc.
G G G G
G06F G06F G06F G06F
inventional inventional inventional inventional
Michael B. Thang M.
Schinzler Tran