Jiang Chyun IP office
Bump fabrication process
A bump fabrication process for forming a bump over a wafer having a plurality of bonding pads thereon is provided. A patterned solder mask layer having a plurality of openings that exposes the respective bonding pads is formed over a wafer. The area of the opening in a the cross-sectional area through a the bottom-section as well as through a the top-section of the opening is smaller than the area of the opening in a the cross-sectional area through a the mid-section of the opening. Solder material is deposited into the opening and then a reflow process is conducted fusing the solder material together to form a spherical bump inside the opening. Finally, the solder mask layer is removed. In addition, a pre-formed bump may form on the bonding pad of the wafer prior to forming the patterned solder mask layer over the wafer having at least with an opening that exposes the pre-formed bump. Solder material is deposited into the openings and then a reflow process is conducted fusing the solder material and the pre-formed bump together to form a spherical bump. The pre-formed bump and the solder material may be fabricated using different constituents.
Advanced Semiconductor Engineering, Inc.
H H H H H H H H H H H H H H H H H H H H H H
H01L H01L H01L H01L H05K H01L H05K H01L H05K H05K H01L H01L H01L H01L H01L H01L H01L H01L H01L H05K H01L H01L
additional additional additional additional inventional inventional additional additional additional additional additional additional additional additional additional additional additional additional additional additional additional additional
Su Yung-Chi Chun-Chi Tsung-Hua Chao-Fu Yu-Chen Ho-Ming Jau-Shoung Ching-Huei Min-Lung Jen-Kuang
Tao Lee Lee Wu Weng Chou Tong Chen Su Huang Fang