W&T/Qualcomm
Transpose non-volatile (NV) memory (NVM) bit cells and related data arrays configured for row and column, transpose access operations
Transpose non-volatile (NV) memory (NVM) bit cells and related data arrays configured for both memory row and column, transpose access operations. A plurality of transpose NVM bit cells can be arranged in memory rows and columns in a transpose NVM data array. To facilitate a row read operation, the transpose NVM bit cell includes a first access transistor coupled to a word line. An activation voltage is applied to the word line to activate the first access transistor to read a memory state stored in the NVM cell circuit in a row read operation. To facilitate a column, transpose read operation, the transpose NVM bit cell includes a second access transistor coupled to a transpose word line. An activation voltage is applied to the transpose word line to activate the second access transistor to read the memory state stored in the NVM cell circuit in a column, transpose read operation.
QUALCOMM Incorporated
G G G G G G G G G G G G G G G G G G
G11C G11C G11C G11C G11C G11C G11C G11C G11C G11C G11C G11C G11C G11C G11C G11C G11C G11C
inventional additional inventional inventional inventional inventional inventional inventional inventional inventional additional inventional inventional inventional inventional additional inventional additional
Xia
Li