Kilpatrick Townsend and Stockton LLP
Method for treatment of samples for auger electronic spectrometer (AES) in the manufacture of integrated circuits
A method for analyzing a sample for the manufacture of integrated circuits, e.g. MOS transistors, application specific integrated circuits, memory devices, microprocessors, system on a chip. The method includes providing an integrated circuit chip, which has a surface area with at least one region of interest, e.g., bond pad. The method includes covering a first portion of the surface area including the region of interest using a blocking material. The method also forms a metal layer on a second portion of the surface area, while the blocking material protects the first portion. The method removes the blocking material to expose the first portion of the surface area including the region of interest. The method also subjects the metal layer to a voltage differential to draw away one or more charged particles from the first portion of the surface area. The method also subjects the surface area including the region of interest to spectrometer analysis.
Semiconductor Manufacturing International (Shanghai) Corporation
G H
G01N H01L
inventional inventional
Ming Scott Chorng Shyr Qi Hau
Li Liao Niou Zhang