Withrow & Terranova, PLLC
Shared built-in self-analysis of memory systems employing a memory array tile architecture
Shared built-in self-analysis of memory systems employing a memory array tile architecture is provided. To selectively control which memory tile among a plurality of memory tiles is accessed for a built-in self-analysis (BISA) operation, a shared BISA address issued from a shared BISA circuit includes a memory tile address. Each memory tile includes a unique fixed memory tile address that is compared to the received memory tile address of a received BISA address. If the memory tile address in the received BISA address matches the fixed memory tile address of a memory tile, the memory tile is activated to use the memory address in the BISA address to access addressed memory bit cells for analysis. Thus, if the memory system is redesigned to include additional memory tiles for increased capacity, the memory tile address size in the BISA address can be updated for addressing added memory tiles.
QUALCOMM Incorporated
G G G G G G G G
G11C G11C G11C G11C G11C G11C G11C G11C
inventional inventional inventional inventional inventional inventional inventional additional
Jung Pill Sungryul Hyunsuk
Kim Kim Shin