Fletcher Yoder, P.C.
Systems and methods for plate voltage regulation during memory array access
A memory device may include a memory array comprising at least two sections. Each of the sections may further include multiple memory cells. The memory device may also include one or more controllers designed to receive one or more commands to initiate writing logical data to the multiple memory cells of a first section and a second section. Additionally, the writing may alternate between the first section and the second section until the first section and second section have been entirely written with the logical data.
Micron Technology, Inc.
G G Y G G G
G11C G11C Y02D G11C G11C G06F
additional inventional additional inventional inventional inventional
Yu-Feng Myung Ho Harish N. Byung S.
Chen Bae Venkata Moon