Antonelli, Terry, Stout & Kraus
Flip-flop circuit
 A flip-flop circuit receives a pair of complementary data signals, then outputs complementary signals corresponding to the pair of complementary data signals. The pair of data signals are also supplied to a driving gate means which outputs a signal corresponding to at least one data signal of the pair of data signals supplied thereto. The driving gate means also comprises at least one try-state gate controlled by a clock signal. An output signal of the driving gate means is held by a memory means, and also outputted as complementary output signals. 
Hitachi, Ltd.
H H H
H03K H03K H03K
inventional inventional inventional
Hiroyuki Atsumi Ichiro Kenji Hirotoshi Hiroki Kazuhiro
Itoh Kawata Imaizumi Nagai Tanaka Yamashita Yoshihara