Locke Lord LLP
Frequency doubling apparatus and method thereof
An apparatus is provided that includes a frequency doubler circuit and a duty cycle adjusting circuit. The frequency doubler circuit includes a multiplexer, a variable delay circuit and a divide-by-2 circuit. The multiplexer selects one of a first and a second clock signals having opposite phases according to a selection signal to generate a frequency doubled clock signal. The variable delay circuit delays the frequency doubled clock signal. The divide-by-2 circuit divides a frequency of the frequency doubled clock signal to generate the selection signal. The duty cycle adjusting circuit includes an average voltage generation circuit and a comparison circuit. The average voltage generation circuit generates an average voltage value of the frequency doubled clock signal. The comparison circuit generates a control signal according to a comparison result of the average voltage value and a reference voltage to control the duty cycle of the frequency doubled clock signal.
REALTEK SEMICONDUCTOR CORPORATION
H H H H H H H G
H03K H03K H03K H03K H03K H03K H03K G06F
inventional inventional inventional inventional inventional inventional additional inventional
Yo-Hao Yu-Hsiang Chia-Liang An-Ming
Tu Chen Lin Lee