Clock data recovery circuit
Systems and methods for stabilizing clock data recovery (CDR) by filtering the abrupt phase shift associated with data pattern transition in the input signal. The CDR circuit includes a data pattern detector coupled to a data pattern filter. The data pattern detector is capable of detecting the data patterns of the input signal. Accordingly, the data pattern filter can selectively generate a filter indication indicating to freeze or suppress the CDR phase caused by data pattern transition. The filter indication can be incorporated to a phase error signal, a gain function, and/or the control voltage driving the VCO.
NVIDIA CORPORATION
H H H H H G H H H H H
H04L H04L H04L H04L H04L G06F H03L H04L H03L H04L H04L
inventional additional additional inventional additional inventional inventional inventional inventional inventional inventional
Huabo Hakki Michael Yu
Chen Ozguc Hopgood Chang