Fish & Neave
Memory circuitry for programmable logic integrated circuit devices
A programmable logic device includes, in addition to the usual regions of programmable logic and the programmable interconnect, at least one region of memory which has multiple independently usable write and/or read ports (e.g., two write ports and two read ports). Every memory cell in the memory region is accessible from any of these ports. This enables the memory region to be used to provide either one relatively large memory or two somewhat smaller memories, each occupying a fraction of the full memory. In the latter case, the two memories provided can have any of many different sizes relative to one another. Many different modes or combinations of modes of operating the memory region or parts of the memory region are possible.
Altera Corporation
G H G G
G11C H03K G11C G11C
inventional inventional inventional inventional
Nitin Tony Thungoc
Prasad Ngai Tran