Ditthavong & Steiner, P.C.
Integration scheme for gate height control and void free RMG fill
A method of controlling NFET and PFET gate heights across different gate widths with chamfering and the resulting device are provided. Embodiments include forming an ILD over a fin; forming cavities in the ILD, each with similar or different widths; forming a high-K dielectric layer over the ILD and in each cavity; forming a pWF metal layer over the dielectric layer in one cavity; recessing the pWF metal layer to a height above the fin; forming an nWF metal layer in the cavities over the dielectric and pWF metal layers; recessing the nWF metal layer to a height above the pWF metal layer; forming a barrier layer over the dielectric and nWF metal layers; filling the cavities with a low-resistive metal; and recessing the barrier and dielectric layers to a height above the nWF metal layer; and concurrently etching the low-resistive metal.
GLOBALFOUNDRIES INC.
H H H H H H H
H01L H01L H01L H01L H01L H01L H01L
inventional inventional inventional inventional inventional inventional inventional
Suraj Kumar Katsunori Chih-Chiang Pei
Patil Onishi Chang Liu