Fully-buffered dual in-line memory module with fault correction
A memory circuit including a logic circuit, content addressable memory, and a multiplexer. The logic circuit is configured to output a first address. The content addressable memory is configured to i) receive the first address and ii) output a substitute address and a match signal if the first address matches a second address stored in the content addressable memory. The multiplexer is configured to i) receive the first address and the substitute address and ii) selectively output one of the first address and the substitute address based on the match signal.
Marvell World Trade Ltd.
G G G G G G G G G G G G G G G G G G G G
G11C G11C G11C G11C G11C G11C G11C G11C G11C G11C G11C G11C G11C G11C G11C G11C G06F G06F G11C G11C
inventional inventional inventional additional inventional additional inventional additional inventional additional additional additional additional additional inventional additional inventional inventional inventional inventional
Saeed Sehat
Azimi Sutardja