Clock and data recovery circuit selectively configured to operate in one of a plurality of stages and related method thereof
An exemplary clock and data recovery circuit includes a serial data input node arranged for receiving a serial data; a reference clock input node arranged for receiving a reference clock; a control circuit arranged for generating a control signal to selectively configure the clock and data recovery to operate in one of a plurality of phases; a detective circuit arranged for generating a first adjusting signal while the clock and data recovery operates in a frequency locking phase, and for generating a second adjusting signal while the clock and data recovery circuit operates in a clock and data recovery phase; and a controllable oscillator arranged for generating a recovered clock according to the first adjusting signal in the frequency locking phase, and for generating the recovered clock according to the second adjusting signal in the clock and data recovery phase.
Realtek Semiconductor Corp.
H H H H H H H H
H04L H03L H03L H03L H03L H03L H04L H04L
inventional inventional inventional inventional inventional additional inventional inventional
Wei-Zen Ming-Chiuan Yu-Hsiang
Chen Su Chen