Schwabe, Williamson & Wyatt, P.C.
Integrated circuit package substrate
Embodiments of the present disclosure are directed towards techniques and configurations for dual surface finish package substrate assemblies. In one embodiment a method includes depositing a first lamination layer on a first side of a package substrate and a first surface finish on one or more electrical contacts disposed on a second side of the package substrate; removing the first lamination layer from the first side of the package substrate; depositing a second lamination layer on the second side of the package substrate and a second surface finish on the one or more electrical contacts disposed on the first side of the package substrate; and removing the second lamination layer from the second side of the package substrate. Other embodiments may be described and/or claimed.
INTEL CORPORATION
H H H H H H H H C H H H C H H H H H H H H H H H H H H H H H H H
H01L H01L H01L H01L H01L H01L H01L H01L C23C H01L H01L H01L C23C H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L
additional inventional inventional additional inventional inventional additional additional inventional additional inventional inventional inventional inventional additional additional additional additional inventional inventional additional additional inventional inventional additional additional additional additional additional additional additional additional
Stefanie M. Qinglei
Lotz Zhang