Miles & Stockbridge P.C.
Semiconductor device
In a sense circuit for DRAM memory cell a switch is provided between the bit line BL and local bit line LBL connected to the memory cells for isolation and coupling of these bit lines. The bit line BL is precharged to the voltage of VDL/2, while the local bit line LBL is precharged to the voltage of VDL. VDL is the maximum amplitude voltage of the bit line BL. A sense amplifier SA comprises a first circuit including a differential MOS pair having the gate connected to the bit line BL and a second circuit connected to the local bit line LBL for full amplitude amplification and for holding the data. When the bit line BL and local bit line LBL are capacitance-coupled via a capacitor, it is recommended to use a latch type sense amplifier SA connected to the local bit line LBL.
Renesas Electronics Corporation Hitachi ULSI Systems Co., Ltd.
G G G G G G G G G G G
G11C G11C G11C G11C G11C G11C G11C G11C G11C G11C G11C
additional additional inventional inventional inventional inventional inventional inventional inventional inventional inventional
Yusuke Takeshi Hiroyuki Takao Nobuhiro
Kanno Sakata Mizuno Watanabe Oodaira