Blakely, Sokoloff, Taylor & Zafman LLP
Executing partial-width packed data instructions
A method and apparatus for executing partial-width packed data instructions are discussed. The processor may include a plurality of registers, a register renaming unit, a decoder, and a partial-width execution unit. The register renaming unit provides an architectural register file to store packed data operands each of which include a plurality of data elements. The decoder is to decode a first and second set of instructions that each specify one or more registers in the architectural register file. The first set of instructions specify operations to be performed on all of the data elements stored in the one or more specified registers. In contrast, the second set of instructions specify operations to be performed on only a subset of the data elements. The partial-width execution unit is to execute operations specified by either of the first or the second set of instructions.
Intel Corporation
G G G G G G G G G G G G G
G06F G06F G06F G06F G06F G06F G06F G06F G06F G06F G06F G06F G06F
inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional
Patrice Mohammad Shreekant S. James Vladimir
Roussel Abdallah Thakkar Coke Pentkovski