Nicholson De Vos Webster & Elliott LLP
Apparatus and method for dynamic provisioning, quality of service, and scheduling in a graphics processor
An apparatus and method for dynamic provisioning and traffic control on a memory fabric. For example, one embodiment of an apparatus comprises: a graphics processing unit (GPU) comprising a plurality of graphics processing resources; slice configuration hardware logic to logically subdivide the graphics processing resources into a plurality of slices; and slice allocation hardware logic to allocate a designated set of slices to each virtual machine (VM) of a plurality of VMs running in a virtualized execution environment; and a plurality of queues associated with each VM at different levels of a memory interconnection fabric, the queues for a first VM to store memory traffic for that VM at the different levels of the memory interconnection fabric; arbitration hardware logic coupled to the plurality of queues and distributed across the different levels of the memory interconnection fabric, the arbitration hardware logic to cause memory traffic to be blocked from one or more upstream queues of the first VM upon detecting that a downstream queue associated with the first VM is full or at a specified threshold.
INTEL CORPORATION
G G G G G G G G G G G
G06F G06F G06F G06F G06F G06F G06F G06F G06F G06T G06F
additional inventional inventional additional additional inventional additional inventional inventional inventional inventional
Joydeep Niranjan L. Balaji Abhishek R. Altug Pattabhiraman
Ray Cooray Vembu Appu Koker K