Dorsey & Whitney, LLP
Multi-phase clock signal generator and method having inherently unlimited frequency capability
A delay-lock loop includes several delay lines, all but the first of which is composed of at least one variable delay unit that provides a fixed delay and a variable delay. The first delay line is composed of a plurality of fixed delay units, but no variable delay units. The remaining delay lines are each composed of different numbers of variable delay units to provide respective clock signals having different phases, but they do not include any of the fixed delay units. The first and a last delay line receive an input clock signal. Each of the remaining delay lines are coupled to an output of one of the fixed delay units depending on the number of variable delay units in the delay line so that the resulting clock signals have all been delayed the same number of fixed delay periods.
Micron Technology, Inc.
G H H G
G11C H03L H03L G11C
inventional inventional inventional inventional
Seonghoon
Lee