Jacobson Holman, PLLC
Delayed locked loop clock generator using delay-pulse-delay conversion
A delayed locked loop (DLL) clock generator in DDR SDRAM is disclosed. The DLL clock generator comprises a pulse generator for generating a pulse signal of which a pulse width corresponds to a predetermined delay time; a first delay chain including a plurality of delay means, for delaying the pulse signal by a predetermined delay time in order; and a second delay chain having the same delay time as the first delay chain, for delaying an external clock signal responsive to an output signal from the delay means. The second clock signal is generated through the same path as a path through which the external clock signal is inputted and the delayed external clock signal is outputted.
Hyundai Electronics Industries Co., Ltd.
G H G H H G H
G11C H03L G06F H03K H04L G11C H03K
inventional inventional inventional inventional additional inventional inventional
Seong-Hoon
Lee