Process for making and using a semiconductor wafer containing first and second DOEs of standard cell compatible, NCEM-enabled fill cells, with the first DOE including tip-to-tip short configured fill cells, and the second DOE including chamfer short configured fill cells
A process for making and using a semiconductor wafer includes instantiating first and second designs of experiments (DOEs), each comprised of at least two fill cells. The fill cells contain structures configured to obtain in-line data via non-contact electrical measurements (“NCEM”). The first DOE contains fill cells configured to enable non-contact (NC) detection of tip-to-tip shorts, and the second DOE contains fill cells configured to enable NC detection of chamfer shorts. The process may further include obtaining NC measurements from the first and/or second DOE(s) and using such measurements, at least in part, to selectively perform additional processing, metrology or inspection steps on the wafer, and/or on other wafer(s) currently being manufactured.
PDF Solutions, Inc.
H G G H G H H G H H H G H H H H H G H H H H H G H H H H
H01L G06F G06F H01L G06F H01L H01L G06F H01L H01L H01L G01R H01L H01L H01L H01L H01L G06F H01L H01L H01L H01L H01L G06F H01L H01L H01L H01L
inventional additional additional inventional additional additional inventional inventional inventional inventional inventional inventional inventional inventional inventional additional inventional inventional inventional inventional inventional additional inventional additional additional inventional inventional inventional
Kelvin Marcin Hideki Andrzej Tomasz Simone Christopher Indranil Rakesh Kimon Jeremy Conor Vyacheslav Stephen Dennis Nobuharu Hans Sheng-Che Carl Sherry John Marci Jonathan Markus Timothy Larg
Doong Strojwas Matsuhashi Strojwas Brozek Comensoli Hess De Vallishayee Michaels Cheng O'Sullivan Rovner Lam Ciplickas Yokoyama Eisenmann Lin Taylor Lee Kibarian Liao Haigh Rauscher Fiscus Weiland