Method and apparatus for improving memory operation and yield
A memory circuit comprises a first memory that stores data in a plurality of memory locations that are associated with memory addresses. A memory interface communicates with said first memory. A second memory communicates with said memory interface and stores memory addresses of defective memory locations that are identified in said first memory.
Marvell International Ltd.
G G G G G G G G G G G G G G G G G G G G
G11C G11C G06F G11C G11C G11C G06F G11C G11C G11C G11C G11C G11C G11C G11C G11C G11C G11C G11C G11C
inventional additional inventional additional additional additional inventional inventional additional inventional additional inventional inventional inventional additional inventional additional inventional additional inventional
Sehat Saeed
Sutardja Azimi