CKC & Partners Co., Ltd.
Memory system and memory physical layer interface circuit
A memory physical layer interface circuit electrically connected between a memory controller and a memory device is provided. The memory physical layer interface circuit includes a dock generation module and first-in-first-out (FIFO) modules. The clock generation module generates a reference clock signal and output related clock signals. The reference clock signal is transmitted to the memory device. Each of the FIFO modules writes the input information therein transmitted by the memory controller according to a write-related clock signal and retrieves the input information therefrom according to one of the output related clock signals to generate an output signal. The output signal is transmitted to the memory device to operate the memory device. The write-related clock signal is generated by dividing a frequency of one of the output related clock signals.
REALTEK SEMICONDUCTOR CORPORATION
G G
G11C G11C
inventional inventional
Chih-Wei Gerchih Shih-Chang Fu-Chin Chun-Chi
Chang Chou Chen Tsai Yu