Dickstein Shaprio Morin & Oshinsky LLP
Write scheme for a double data rate SDRAM
 A double data rate (DDR) synchronous dynamic random access memory (SDRAM) device with at least one memory bank is disclosed. Each memory bank is divided into two independent and simultaneously accessible memory planes. Input data aligned with the rising edge of a data strobe (DQS) and input data aligned with the falling edge of the DQS are separately latched coincident with the respective edges of the DQS. Using an internal clock, the latched input data is re-aligned and simultaneously sent to both planes of an addressed memory bank at the rising edge of the internal clock. With this configuration, the internal processing of the SDRAM is unaffected by latency variations of the DQS. 
Micron Technology, Inc.
G G G
G11C G11C G11C
inventional inventional inventional
Wen
Li