Non-volatile memory array configurable for high performance and high density
Embodiments include a memory array having a plurality of bit lines and a plurality of source lines disposed in columns. A plurality of word lines is disposed in rows. A plurality of storage elements have a first subset of storage elements electrically decoupled from the memory array and a second subset of storage elements coupled to the memory array. The memory array further includes a plurality of bit cells, each including one storage element from the second subset of storage elements coupled to at least two transistors. The bit cells are coupled to the plurality of bit lines and the plurality source lines. Each transistor is coupled to one word line. The memory array can further include logic to select a high performance mode and a high density mode.
QUALCOMM Incorporated
G G H Y G G G G G G G
G11C G11C H01L Y10T G11C G11C G11C G11C G11C G11C G11C
additional additional inventional additional inventional inventional inventional inventional inventional additional inventional
Xia Jung Pill Hari M. Xiaochun Seung H.
Li Kim Rao Zhu Kang