Electrically erasable programmable logic device
An electrically erasable programmable logic device (EEPLD) includes a P type semiconductor substrate. An N type well is formed on the P type semiconductor substrate. A first PMOS transistor is formed on the N well. The first PMOS transistor comprises a floating gate, a first P+ doped region serving as a drain of the first PMOS transistor, and a P&#8722; doped region encompassing an N+ doped region for erasing the first PMOS transistor. A second PMOS transistor is also formed on the N well and serially connected to the first PMOS transistor. The first P+ doped region functions as a source of the second PMOS transistor, and the second PMOS transistor further comprises a select gate and a second P+ doped region serving as a drain of the second PMOS transistor.
eMemory Technology Inc.
G H H H
G11C H01L H01L H01L
additional inventional inventional inventional
Yen-Tai Chih-Hsun Shih-Jye Ming-Chou Ching-Hsiang Ching-Sung
Lin Chu Shen Ho Hsu Yang