Brooks Kushman P.C.
Counter, pixel circuit, display panel and display device
Counter, pixel circuit, display panel, display device are provided. The counter includes: start-up circuit generating and outputting start-up signal by clock signal; M first and M second combinational logic circuits, alternate and cascaded, where M is integer no less than 1. Input terminal of first combinational logic circuit is coupled to output terminal of start-up circuit or second combinational logic circuit of previous stage, input terminal of second combinational logic circuit is coupled to output terminal of first combinational logic circuit of previous stage. Clock signal terminals of first, second combinational logic circuits are for inputting clock signal. First combinational logic circuit is for outputting clock signal in first time period and continuously outputting low level signal in second time period. Second combinational logic circuit is for outputting inverted signal of clock signal in third time period and continuously outputting low level signal in fourth time period.
BOE TECHNOLOGY GROUP CO., LTD.
G H G G H H G H
G09G H03K G09G G09G H03K H03K G09G H03K
additional inventional additional inventional inventional inventional inventional inventional
Yungchiang Meng Lijia Zhidong Jiuyang Zongze Xuehui Qin Quanguo Junrui
Lee Guo Zhou Wang Cheng He Zhu Liu Zhou Zhang