Cantor Colburn LLP
Methods, design structures, and systems for current mode logic (CML) differential driver ESD protection circuitry
A hardware description language (HDL) design structure encoded on a machine readable data storage medium, the HDL design comprising elements that when processed in a computer aided design system generates a machine executable representation of a device for implementing dynamic refresh protocols for DRAM based cache. The HDL design structure further comprises an integrated circuit having a differential driver, comprising: a first driver and a second driver forming the differential driver, the drivers are coupled in parallel between a first voltage source and a second voltage source; a first switch coupled to the first driver and configured to turn off the first driver during an ESD event such that the first driver sustains stress during the ESD event; and a second switch coupled to the second driver and configured to turn off the second driver during the ESD event such that the second driver sustains stress during the ESD event.
International Business Machines Corporation
H H H H H H H
H03F H03F H03F H01L H03F H03F H03F
inventional additional additional additional additional inventional inventional
Ankit Junjun Robert J.
Srivastava Li Gauthier, Jr.