Semiconductor memory structure
A semiconductor memory structure includes a substrate including a memory cell region and a cell edge region adjacent to the memory cell region. Active regions are formed in the substrate and in the memory cell region and the cell edge region. At least a dummy bit line is formed on the active regions in the cell edge region. The dummy bit line extends along a first direction and overlaps at least two active regions along a second direction. The dummy bit line further includes a first inner line portion and an outer line portion. The first inner line portion and the outer line portion extend along the first direction and a width of the first inner line portion is different from a width of the outer line portion.
UNITED MICROELECTRONICS CORP. Fujian Jinhua Integrated Circuit Co., Ltd.
H H H H H H H
H01L H01L H01L H01L H01L H01L H01L
inventional inventional inventional inventional inventional inventional inventional
Chien-Ting Li-Wei Yu-Cheng
Ho Feng Tung