Memory device having a variable data output length and a programmable register
A synchronous memory device and methods of operation and controlling such a device. The method of controlling the memory device includes providing a value which is representative of a number of cycles of an external clock signal to transpire after which the memory device responds to a read request. The method further includes providing block size information to the memory device, wherein the block size information defines an amount of data to be output by the memory device in response to a read request. The method further includes receiving the amount of data, after the number of clock cycles of the external clock signal transpire.
Rambus Inc.
G G G G G G G G G G G G G G G G G Y G G G G G G G G G G G G G
G11C G06F G11C G11C G11C G06F G06F G11C G11C G06F G11C G11C G06F G06F G11C G11C G11C Y02D G06F G11C G06F G11C G11C G11C G11C G11C G06F G06F G06F G11C G11C
inventional additional inventional inventional inventional inventional inventional inventional additional inventional inventional inventional inventional inventional inventional inventional inventional additional additional inventional inventional inventional inventional additional inventional inventional inventional inventional inventional inventional inventional
Michael Mark
Farmwald Horowitz