The Marbury Law Group PLLC
Memory die having wafer warpage reduction through stress balancing employing rotated three-dimensional memory arrays and method of making the same
Memory dies on a wafer may include multiple memory blocks including bit lines extending along different directions. A memory die may include a first-type plane including first memory blocks and a second-type plane including second memory blocks. In this case, memory blocks having different bit line directions may be formed within a same memory die. An exposure field may include multiple types of memory dies that are oriented in different orientations. The bit line directions may be oriented differently in the multiple types of memory dies. Each lithographic exposure process may include a first step in which lithographic patterns in first exposure fields are oriented in one direction, and a second step in which lithographic patterns in second exposure fields are oriented in another direction. The different orientations of bit lines and word lines may change local directions of stress to reduce wafer distortion.
SANDISK TECHNOLOGIES LLC
H H H H G H H H H H H
H01L H01L H01L H01L G11C H01L H01L H01L H01L H01L H01L
inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional
Chun Masaaki Xin Yuan Johann Jixin Tong Fumiaki
Ge Higashitani Li Alsmeier Yu Zhang Toyama