Calfee, Halter & Griswold LLP
Display panel and a manufacturing method thereof, a TFT test method
A display panel which includes a display area and a peripheral area around the display area is provided. The peripheral area includes an electroluminescent layer test region, a TFT test region and a plurality of lead-out lines. The electroluminescent layer test region includes a plurality of thin film transistors having electroluminescent layers, a first test line connecting sources of the plurality of thin film transistors having electroluminescent layers, and a switch lead and a second test line connecting gates of the plurality of thin film transistors having electroluminescent layers. The TFT test region includes a plurality of thin film transistors. Each of the plurality of lead-out lines is used for connecting a source-drain metal layer of one thin film transistor in the electroluminescent layer test region and a source-drain metal layer of one thin film transistor in the TFT test region.
BOE TECHNOLOGY GROUP CO., LTD.
H G H G G G G G G G G H H G
H01L G01R H01L G02F G02F G02F G02F G02F G09G G09G G02F H01L H01L G09G
inventional inventional additional additional inventional inventional inventional inventional inventional additional additional additional inventional inventional
Guang Zuqiang Xiaoyong Liang
Li Wang Lu Sun