Jaffery Watson Mendonsa & Hamilton LLP
Page faulting and selective preemption
One embodiment provides for a parallel processor comprising a processing array within the parallel processor, the processing array including multiple compute blocks, each compute block including multiple processing clusters configured for parallel operation, wherein each of the multiple compute blocks is independently preemptable. In one embodiment a preemption hint can be generated for source code during compilation to enable a compute unit to determine an efficient point for preemption.
Intel Corporation
G G G G G G
G06F G06F G06F G06F G06F G06T
inventional inventional inventional inventional inventional inventional
Guei-Yuan Altug Subramaniam M. Prasoonkumar Abhishek R. David Murali Joydeep Balaji Ingo
Lueh Koker Maiyuran Surti Appu Puffer Ramadoss Ray Vembu Wald