Kowert Hood Munyon Rankin and Goetzel PC
Low power and low latency GPU coprocessor for persistent computing
Systems, apparatuses, and methods for implementing a graphics processing unit (GPU) coprocessor are disclosed. The GPU coprocessor includes a SIMD unit with the ability to self-schedule sub-wave procedures based on input data flow events. A host processor sends messages targeting the GPU coprocessor to a queue. In response to detecting a first message in the queue, the GPU coprocessor schedules a first sub-task for execution. The GPU coprocessor includes an inter-lane crossbar and intra-lane biased indexing mechanism for a vector general purpose register (VGPR) file. The VGPR file is split into two files. The first VGPR file is a larger register file with one read port and one write port. The second VGPR file is a smaller register file with multiple read ports and one write port. The second VGPR introduces the ability to co-issue more than one instruction per clock cycle.
Advanced Micro Devices, Inc.
G G G G G G
G06T G06F G06T G06F G06F G06F
inventional inventional inventional inventional additional additional
Jiasheng Carl Kittredge Timour Michael J. Alexander
Chen Wakeland Paltashev Mantor Lyashevsky