Muncy, Geissler, Olds & Lowe, P.C./Qualcomm
Compute-in-memory bit cell
A charge sharing Compute In Memory (CIM) may comprise an XNOR bit cell with an internal capacitor between the XNOR output node and a system voltage. Alternatively, a charge sharing CIM may comprise an XNOR bit cell with an internal capacitor between the XNOR output node and a read bit line. Alternatively, a charge sharing CIM may comprise an XNOR bit cell with an internal cap between XNOR and read bit line with a separate write bit line and write bit line bar.
QUALCOMM INCORPORATED
G G G G G G G G G G G G G G G G G G
G11C G06G G11C G11C G11C G11C G11C G11C G11C G06N G06N G11C G11C G11C G11C G11C G06N G11C
inventional inventional additional inventional additional additional inventional inventional inventional additional inventional inventional inventional inventional inventional inventional additional inventional
Yandong Ye Xia Zhongze
Gao Lu Li Wang