Process to fabricate a cylindrical, capacitor structure under a bit line structure for a dynamic random access memory cell
 A process for forming a DRAM, cylindrical shaped, stacked capacitor structure, located under a bit line structure, has been developed. The process features defining a polysilicon cell plate structure, during the same photolithotgraphic and anisotropic etching procedures, used to open a bit line contact hole. The bit line contact hole is formed by first opening a top portion of the bit line contact hole, using a photoresist shape as an etch mask, and after the formation of silicon nitride spacers, on the sides of the top portion of the bit line contact hole, the bottom portion of the bit line contact hole is opened, using silicon nitride as an etch mask. 
Taiwan Semiconductor Manufacturing Company
H H H
H01L H01L H01L
additional inventional additional
Yu-Hua Cheng-Ming Wen-Chuan
Lee Wu Chiang