Process for making and using a semiconductor wafer containing first and second DOEs of standard cell compatible, NCEM-enabled fill cells, with the first DOE including merged-via open configured fill cells, and the second DOE including stitch open configured fill cells
A process for making and using a semiconductor wafer includes instantiating first and second designs of experiments (DOES), each comprised of at least two fill cells. The fill cells contain structures configured to obtain in-line data via non-contact electrical measurements (“NCEM”). The first DOE contains fill cells configured to enable non-contact (NC) detection of merged-via opens, and the second DOE contains fill cells configured to enable NC detection of stitch opens. The process may further include obtaining NC measurements from the first and/or second DOE(s) and using such measurements, at least in part, to selectively perform additional processing, metrology or inspection steps on the wafer, and/or on other wafer(s) currently being manufactured.
PDF Solutions, Inc.
G H G H G H G H H H
G06F H01L G06F H01L G06F H01L G06F H01L H01L H01L
additional inventional additional additional additional additional inventional inventional inventional additional
Kelvin Christopher Vyacheslav Marci Larg Rakesh Markus Indranil Stephen Timothy John Sherry Jonathan Carl Andrzej Dennis Sheng-Che Hideki Conor Simone Marcin Nobuharu Hans Jeremy Tomasz Kimon
Doong Hess Rovner Liao Weiland Vallishayee Rauscher De Lam Fiscus Kibarian Lee Haigh Taylor Strojwas Ciplickas Lin Matsuhashi O'Sullivan Comensoli Strojwas Yokoyama Eisenmann Cheng Brozek Michaels