Lorenz & Kopf, LLP
Methods for fabricating integrated circuits using self-aligned quadruple patterning
A method for fabricating an integrated circuit includes providing an semiconductor wafer includes forming in an upper mandrel layer a first upper mandrel having a first critical dimension and a second upper mandrel having a second critical dimension; forming upper sidewall spacers along sidewalls of the first upper mandrel while leaving the second upper mandrel without sidewall spacers; removing the first upper mandrel from between the upper sidewall spacers; transferring a pattern of the upper sidewall spacers and of the second upper mandrel into a lower mandrel layer to form first lower mandrels according to the pattern of the upper sidewall spacers and a second lower mandrel according to the pattern of the second upper mandrel; and forming lower sidewall spacers along sidewalls of the first and second lower mandrels.
GLOBALFOUNDRIES, INC.
H H H H H H H H H H
H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L
inventional inventional additional inventional inventional inventional inventional inventional inventional inventional
Huang Jiong Jin Ping Xintuo
Liu Li Liu Dai