Eschweiler & Potashnik, LLC
Semiconductor device and method of manufacturing
The present disclosure, in some embodiments, relates to an integrated chip. The integrated chip includes a first gate disposed over a substrate and having a first height measured between an upper surface of the substrate and a first uppermost surface of the first gate structure. A second gate structure is disposed over the substrate and has a second height measured between the upper surface of the substrate and a second uppermost surface of the second gate structure. The second height is smaller than the first height. A first sidewall spacer laterally surrounds the first gate structure and is recessed below the first uppermost surface. A second sidewall spacer laterally surrounds the second gate structure. A top of the first sidewall spacer is arranged along a horizontal plane that is vertically between the first uppermost surface and the second uppermost surface.
Taiwan Semiconductor Manufacturing Co., Ltd.
H H H H H H H H H H H
H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L
inventional inventional inventional inventional inventional additional inventional inventional inventional inventional additional
Chia-Ta Chen-Ming Josh Chi-Wei
Hsieh Huang Lin Ho