Scully, Scott, Murphy & Presser
Semiconductor memory device
A semiconductor memory device is provided that can shorten the precharge time and accelerate the access time of the memory without increasing the chip size. The sense amplifier selection circuit 1 outputs a precharge control signal PDLD that carries out a specified precharge of bit lines BLT1 to BLTN and bit lines BLN1 to BLNn connected to sense amplifiers SA1 to SAn. A voltage transformer circuit 3 transforms the voltage value at H level of the input precharge control signal PDLB to a voltage VDV having a value higher than the value &#8220;Vcc+Ct1&#8221;, which is the voltage power source Vcc added to the threshold value voltage Vt1 of the MOS transistors NM1 of the precharge drive circuits 51 to 5q, and outputting the result as the precharge drive voltage PDLD. The precharge drive circuits 51 to 5q are formed in the cross region, and formed by n-channel type MOS transistor NM1 and n-channel type MOS transistor NM2. 
NEC Corporation
G G G G H
G11C G11C G11C G11C H01L
inventional inventional inventional inventional additional
Mamoru
Fujita