Haynes Beffel & Wolfeld LLP
Multi-level-cell programming methods of non-volatile memories
The present invention provides a novel method in altering the sequence of multi-level-cell programming in a multi-bit-cell of a nitride trapping memory cell that reduces or eliminates voltage threshold shifts between program steps while avoiding the suppression in the duration of a read window caused by a complementary bit disturbance. In a first embodiment, the present invention programs the multi-level cell in a multi-bit-cell having four bits in the following order: programming a third program level (level3), programming a first program level (level1) and a second program level (level2) to level 1, and programming the second program level from the first program level. In a second embodiment, the present invention programs the multi-level cell in the multi-bit-cell having four bits in the following order: programming a third program level (level3), programming a second program level (level2), and programming a first program level (level1).
Macronix International Co., Ltd.
G G G G
G11C G11C G11C G11C
inventional inventional inventional inventional
Chun Hsiung Wen Chiao Kuen Long Chin Hung
Hung Ho Chang Chang