Fenwick & West LLP
Triple-pass execution using a retire queue having a functional unit to independently execute long latency instructions and dependent instructions
An execution pipeline architecture of a microprocessor employs a third-pass functional unit, for example, third-level of arithmetic logic unit (ALU) or third short-latency execution unit to execute instructions with reduced complexity and area cost of out-of-order execution. The third-pass functional unit allows instructions with long latency execution to be moved into a retire queue. The retire queue further includes the third functional unit (e.g., ALU), a reservation station and a graduate buffer. Data dependencies of dependent instructions in the retire queue is handled independently from the main pipeline.
Synopsys, Inc.
G G G G G G G
G06F G06F G06F G06F G06F G06F G06F
inventional inventional inventional inventional inventional inventional inventional
Thang
Tran