Pipeline including separate hardware data paths for different instruction types
A processing element is implemented in a stage of a pipeline and configured to execute an instruction. A first array of multiplexers is to provide information associated with the instruction to the processing element in response to the instruction being in a first set of instructions. A second array of multiplexers is to provide information associated with the instruction to the first processing element in response to the instruction being in a second set of instructions. A control unit is to gate at least one of power or a clock signal provided to the first array of multiplexers in response to the instruction being in the second set.
ADVANCED MICRO DEVICES, INC. ADVANCED MICRO DEVICES (SHANGHAI) CO., LTD.
G G G G G G G G G
G06F G06F G06F G06F G06F G06F G06F G06F G06F
inventional inventional inventional inventional inventional inventional inventional inventional additional
Angel E. Michael Bin Jiasheng Wei QingCheng YunXiao
Socarras Mantor He Chen Yuan Wang Zou