Fenwick & West LLP
On die jitter tolerance test
A system and method are disclosed for performing on die jitter tolerance testing. A set of clocks are generated based on an input signal. The set of clocks include in an in-phase signal based on the data switching edge of the input signal. Additionally, the set of clocks include an inverted clock phase shifted by 180 degrees, and a pair of clocks phase shifted positively and negatively by a certain number of degrees, θ. Data input is sampled based on the inverted clock and the two phase shifted clocks. The eye opening of the input signal can be determined based on whether each of the inverted clock and the two phase shifted clocks sample the correct data from the input signal at various θ values.
Parade Technologies, Inc.
H H H G H H H H H
H04L H03L H04L G01R H04L H03L H03L H03L H04B
inventional inventional inventional inventional inventional inventional inventional inventional inventional
Quan Kochung Yuanping Ming Yuntao
Yu Lee Chen Qu Zhu