Davis Wright Tremaine LLP
Non-volatile memory and method having a memory array with a high-speed, short bit-line portion
A non-volatile memory array is partitioned along the column direction into first and second portions. The first portion has SLC memory cells and the second portion has MLC memory cells. The first portion acts as a fast cache memory for the second portion. The read/write operations of the first portion are further enhanced by coupling to a set of read/write circuits immediately adjacent to the first portion, while the column of each bit line is switchably cut off at the junction between the first and second portions. In this way, the RC constant of the cut off bit line is at a minimum, which translates to faster precharge of the bit line via the read/write circuits. When the second portion is operating, its access to the set of read/write circuits is accomplished by not cutting off each bit line at the junction between the first and second portions.
Sandisk Technologies, Inc.
G G G G G G
G11C G11C G11C G11C G11C G11C
additional inventional inventional inventional inventional inventional
Jongmin Seungpil
Park Lee