Process for making and using a semiconductor wafer containing first and second does of standard cell compatible, NCEM-enabled fill cells, with the first DOE including side-to-side short configured fill cells, and the second DOE including tip-to-side short configure
A process for making and using a semiconductor wafer includes instantiating first and second designs of experiments (DOEs), each comprised of at least two fill cells. The fill cells contain structures configured to obtain in-line data via non-contact electrical measurements (“NCEM”). The first DOE contains fill cells configured to enable non-contact (NC) detection of side-to-side shorts, and the second DOE contains fill cells configured to enable NC detection of tip-to-side shorts. The process may further include obtaining NC measurements from the first and/or second DOE(s) and using such measurements, at least in part, to selectively perform additional processing, metrology or inspection steps on the wafer, and/or on other wafer(s) currently being manufactured.
PDF Solutions, Inc.
G H G H H H H H H G H H G
G06F H01L G06F H01L H01L H01L H01L H01L H01L G06F H01L H01L G06F
additional inventional additional inventional additional inventional additional inventional additional additional inventional inventional additional
Simone Dennis Timothy Tomasz Hans Jonathan Conor Hideki Marcin Stephen Sheng-Che Nobuharu Vyacheslav Indranil Larg Markus Rakesh Kelvin Kimon Marci Sherry Christopher Carl John Jeremy Andrzej
Comensoli Ciplickas Fiscus Brozek Eisenmann Haigh O'Sullivan Matsuhashi Strojwas Lam Lin Yokoyama Rovner De Weiland Rauscher Vallishayee Doong Michaels Liao Lee Hess Taylor Kibarian Cheng Strojwas