Vierra Magen Marcus LLP
Channel pre-charge to suppress disturb of select gate transistors during erase in memory
A memory device and associated techniques avoid a disturb of a select gate transistor during an erase operation. A pre-charge operation occurs in which a channel voltage is increased to a positive level. This reduces a channel gradient which can lead to a disturb of the select gate transistors. One approach involves applying a voltage at an intermediate level to the source and/or drain ends of the memory strings, before increasing the voltage from the intermediate level to a peak erase level. Another approach involves driving the word line voltages at a negative level and then at a higher level to down couple and then up couple the channel voltages. The techniques may be adjusted depending on whether the word lines are at a positive floating voltage at a start of the erase operation, and based on a level of the floating voltage.
SanDisk Technologies LLC
G G G G G G G G G G G
G11C G11C G11C G11C G11C G11C G11C G11C G11C G11C G11C
inventional inventional additional inventional inventional inventional inventional inventional inventional inventional inventional
Wei Ashish Yingda Vinh Ching-Huang
Zhao Baraskar Dong Diep Lu