Saile Ackerman LLC
Secure memory element for logical state storage
A memory element is provided in which a logical state can be securely stored in all conditions even when input set and reset signals are overlapping. This is achieved through provision of an array of persistence latches with an asynchronous circuit that ensures correct operation. The persistence latches provide a persistent output for each of the first and second edges of each input. The memory element is arranged to receive a plurality of inputs including a first and second input. Each first and second inputs include a digital signal that can transition between a first state via a first edge which triggers transition from the first state to the second state and a second edge which triggers transition from the second state to the first state.
Dialog Semiconductor (UK) Limited
G G G G
G11C G11C G11C G11C
inventional inventional inventional inventional
Jung Woo Gary John
Choi Hague Kesterson