Smith Tempel Blaha LLC
System and method for adjusting clock-data timing in a multi-lane data communication link
Clock-data timing in a multi-lane serial data communication link may be adjusted to compensate for drift. A reference lane may be selected and periodically trained to adjust clock-data timing. In response to initiation of a first lane transitioning from an active state to an inactive state, first information representing the clock-data timing of the reference lane at the time that transition is initiated may be determined. Then, in response to initiation of the first lane transitioning back from the inactive state to the active state, second information representing the clock-data timing of the reference lane at the time that transition is initiated may be determined. The clock-data timing of the first lane may be adjusted based on the first information and the second information.
QUALCOMM INCORPORATED
G H G H H H Y
G06F H04L G06F H04L H04L H04L Y02D
inventional additional additional inventional additional inventional additional
Chia Heng Hadi
Chang Goudarzi