System and method for MRAM having controlled averagable and isolatable voltage reference
A memory has a plurality of non-volatile resistive (NVR) memory arrays, each with an associated reference voltage generating circuit coupled by a reference circuit coupling link to a reference line, the reference coupled to a sense amplifier for that NVR memory array. Reference line coupling links couple the reference lines of different NVR memory arrays. Optionally, different ones of the reference coupling links are removed or opened, obtaining respective different average and isolated reference voltages on the different reference lines. Optionally, different ones of the reference circuit coupling links are removed or opened, obtaining respective different averaged voltages on the reference lines, and uncoupling and isolating different reference circuits.
QUALCOMM Incorporated
G G G G G G G G G
G11C G11C G11C G11C G11C G11C G11C G11C G11C
inventional inventional inventional inventional additional inventional inventional inventional inventional
Jung Pill Taehyun
Kim Kim