Process for making and using a semiconductor wafer containing first and second DOEs of standard cell compatible, NCEM-enabled fill cells, with the first DOE including side-to-side short configured fill cells, and the second DOE including chamfer short configured fill cells
A process for making and using a semiconductor wafer includes instantiating first and second designs of experiments (DOEs), each comprised of at least two fill cells. The fill cells contain structures configured to obtain in-line data via non-contact electrical measurements (“NCEM”). The first DOE contains fill cells configured to enable non-contact (NC) detection of side-to-side shorts, and the second DOE contains fill cells configured to enable NC detection of chamfer shorts. The process may further include obtaining NC measurements from the first and/or second DOE(s) and using such measurements, at least in part, to selectively perform additional processing, metrology or inspection steps on the wafer, and/or on other wafer(s) currently being manufactured.
PDF Solutions, Inc.
G G G H H H G G H H H H H H G G H H H H H H H H H H H H
G06F G06F G06F H01L H01L H01L G06F G06F H01L H01L H01L H01L H01L H01L G06F G01R H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L
additional inventional inventional inventional inventional inventional additional additional inventional additional inventional inventional inventional inventional additional inventional additional inventional inventional inventional inventional inventional inventional inventional inventional additional inventional additional
Rakesh Vyacheslav Carl Marcin Hans Dennis Jonathan Larg Nobuharu Stephen Christopher Hideki Indranil Timothy Jeremy Tomasz Sherry Conor John Kelvin Simone Kimon Andrzej Markus Sheng-Che Marci
Vallishayee Rovner Taylor Strojwas Eisenmann Ciplickas Haigh Weiland Yokoyama Lam Hess Matsuhashi De Fiscus Cheng Brozek Lee O'Sullivan Kibarian Doong Comensoli Michaels Strojwas Rauscher Lin Liao