Onello & Mello, LLP
Method of manufacturing a chip stack package
A chip stack package includes a substrate, a plurality of chips, a plurality of adhesive layers and a plug. The substrate has a wiring pattern and a seed layer formed on the wiring pattern. Each of the chips has an electrode pad and a first through-hole that penetrates the electrode pad. The chips are stacked such that the first through-holes are aligned on the seed layer of the substrate. The adhesive layers are interposed between the substrate and one of the chips, as well as between the chips. Each of the adhesive layers has a second through-hole connected to the first through-hole. The plug fills up the first through-holes and the second through-holes and electrically connects the electrode pads to the wiring pattern of the substrate. A cross-sectional area of the plug in the second through-holes may be larger than that of the plug in the first through-holes.
Samsung Electronics Co., Ltd.
H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H
H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L
additional additional additional additional additional additional additional inventional additional inventional inventional additional additional additional additional additional additional additional additional additional additional additional additional additional inventional additional additional additional additional inventional inventional inventional additional additional additional additional additional additional inventional additional
Chang-Woo Nam-Seog Ho-Jin Seok-Ho Myung-Kee Ju-Il Cha-Jea In-Young
Shin Kim Lee Kim Chung Choi Jo Lee