Dickstein Shapiro LLP
Method and apparatus for providing symmetrical output data for a double data rate DRAM
An apparatus and method is disclosed to compensate for skew and asymmetry of a locally processed system clock used to synchronize an output signal, e.g., a data signal or a timing signal, from a logic circuit, for example a memory device. A first phase detector, array of delay lock loop (DLL) delay elements and accompanying circuitry are disclosed to phase-lock the rising edge of the output signal with the rising edge of the system clock XCLK signal. Additionally, a comparator circuit, a register delay, an array of DLL delay elements and accompanying circuitry are disclosed to add or subtract delay from the falling edge of the DQ signal in order to produce a symmetrical output of the DQ signal.
Micron Technology, Inc.
G H G G G G G G G G H G
G06F H03L G11C G11C G11C G11C G11C G11C G11C G11C H03L G06F
inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional
Aaron Wen R. Jacob
Schoenfeld Li Baker