Jianq Chyun IP Office
Addressing method and structure for multiple chips and display system thereof
Addressing method for multiple chips is provided. Each chip includes an input enable terminal, an output enable terminal, a data input terminal, and a clock terminal. The output enable terminal of a previous stage is connected to the input enable terminal of a next stage. The method includes setting an initial address to an address of each chip via a system; setting a state of each chip to a disable state; enabling the state of a first-one chip among the chips to an enable state, and setting the first chip as a previous-stage chip; updating the address of the previous-stage chip; enabling a next-stage chip connected after the previous-stage chip, in which the system controls the output enable terminal of the previous-stage chip to output an enable signal to enable the next-stage chip, according to the address of the previous-stage chip; and the updating the address of the next-stage chip.
Novatek Microelectronics Corp.
G G G G G G
G06F G09G G09G G06F G09G G06F
inventional additional additional inventional additional inventional
Yung-Lung Jen-Ta
Chen Yang