Cushman, Darby & Cushman
ROM circuit
 A ROM circuit is provided which can reduce the required area by simplifying a circuit construction. The ROM circuit generates N bit of data programmed at the respective cross section of output lines and word lines by decoding address signal. The ROM circuit comprises a decoder, a gate means, a memory cell array and a precharge means in which the decoder generates a word signal from an input address signal, the gate means supplied a word signal to a corresponding word line according to a clock signal, the memory cell array stores the desired data according to the combinational existence of MOS transistors at the respective cross section of the word line and the output lines, and the precharged means precharges the respective output lines according to the clock signal. 
Samsung Electronics Co., Ltd.
G G G G
G11C G11C G11C G11C
inventional inventional inventional inventional
Seok-jeong Young-cheol Hyeong-keun Jung-jae
Lee Kim An Yu