Withrow & Terranova, PLLC
Vertically-integrated two-dimensional (2D) semiconductor slabs in complementary field effect transistor (CFET) cell circuits, and method of fabricating
Vertically-integrated two-dimensional (2D) semiconductor slabs in Complementary Field-Effect Transistor (FET) (CFET) cell circuits are disclosed. A horizontal footprint of a CFET cell circuit may be reduced in an X-axis dimension by reducing a gate length of the N-type and P-type channel structures. The N-type and P-type channel structures may be formed of 2D semiconductor materials with high carrier mobility and strong on/off control, which allows a gate length of each semiconductor channel structure to be reduced without increasing a leakage current. By employing one or more elongated monolayers of 2D material in each slab, and vertically stacking slabs to form each semiconductor channel structure, a desired CFET drive strength may be adjusted according to a vertical dimension of the CFET cell circuit, while X-axis and Y-axis dimensions of the horizontal footprint are reduced.
QUALCOMM Incorporated
H H H H H H H H H H H B H H H H H H H H H H
H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L B82Y H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L
inventional inventional inventional additional inventional inventional additional additional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional additional inventional inventional inventional
Xia Gengming Bin
Li Tao Yang