Destination address detection apparatus for hardware packet router
An improved destination address detection apparatus for a hardware packet router capable of detecting the address of the destination to which the packet data is transmitted, not using the central processing unit, which includes a serial/parallel converter for converting a serial packet data inputted thereto into a parallel packet data; a buffer for storing the parallel packet data outputted from the serial/parallel converter therein and for outputting in a first-in-first-out method; an address detector for detecting an address of a destination, to which the address is transmitted, from the parallel packet data outputted from the buffer; and an "n" number of buffers, which are activated in accordance with an address of the destination detected by the address detector, for storing the packet data and for outputting in a first-in-first-out method, wherein said address detector includes an "n" number of latches, which are connected in series, for sequentially shifting the output signals of the buffer and for storing and outputting; and a decoding latch for storing and decoding the output signal of the latches, generating an "n" number of chip enable signals in accordance with an address of the destination when the address of the destination is stored, and selectively enabling the buffers.
Hyundai Electronics Industries Co.
H
H04L
inventional
June-Man Seung-Hwan
Kim Lee