Method of fabricating a self-aligned buried bit line for a vertical channel DRAM
A method of fabricating a self-aligned buried bit line in a structure which makes up a portion of a vertical channel DRAM. The materials and processes used enable self-alignment of elements of the buried bit line during the fabrication process. In addition, the materials and processes used enable for formation of individual DRAM cells which have a buried bit line width which is 16 nm or less.
Applied Materials, Inc.
H H H H H
H01L H01L H01L H01L H01L
inventional inventional additional inventional inventional
Bingxi Er-Xuan Chorng-Ping
Wood Ping Chang