Nicholson De Vos Webster & Elliott LLP
Method and apparatus for a scalable interrupt infrastructure
An apparatus and method for scalable interrupt reporting. For example, one embodiment of an apparatus comprises: a host processor to execute one or more processes having a corresponding one or more process contexts associated therewith; and a graphics processing engine to, upon initiating execution of a first process, determine a current process context associated with the first process including a first pointer to a first system memory region to store an interrupt status, a second pointer to a second system memory region to store interrupt enable and/or interrupt mask data for one or more interrupt events, and address/data values associated with a message signaled interrupt (MSI); the graphics processing engine, in response to an interrupt event, to evaluate the interrupt enable data from the second system memory region to determine whether the interrupt event is enabled, to report the interrupt event, if enabled, by writing a specified value to the first system memory region identified by the first pointer, and to generate a first MSI corresponding to the interrupt event by writing the MSI address/data values to an output accessible by the host processor.
Intel Corporation
G G G G G G G G G G G G G G
G06F G06F G06F G06F G06F G06F G06F G06T G06F G06F G06F G06F G06F G06F
inventional additional inventional inventional additional inventional additional inventional inventional additional additional inventional additional additional
Murali Balaji Rajesh Ankur David Hema Bryan Aditya Altug
Ramadoss Vembu Sankaran Shah Puffer Nalluri White Navale Koker