Memory system including a plurality of memory devices and a transceiver device
 A memory system having a master device and a plurality of memory subsystems, including first and second memory subsystems coupled to a first bus. Each memory subsystem includes a plurality of memory devices. The master device transmits a request for a read operation onto the first bus to access data from at least one memory device included in at least one memory subsystem. The first and second memory subsystems each include a transceiver device, a bus, and first and second memory devices. Each transceiver device connects to the first bus. The bus of each memory subsystem connects to each respective transceiver device, wherein each transceiver device is coupled between the first bus and each respective memory subsystem bus. The first and second memory devices in each memory subsystem are coupled respective transceiver devices via respective buses. 
Rambus Inc.
G G G G G G Y G G G G G G G G G G G G G G G G G G G G G G G G G G G G G G
G11C G11C G11C G06F G11C G11C Y02D G11C G06F G11C G06F G11C G06F G11C G06F G06F G11C G11C G06F G11C G11C G11C G11C G11C G06F G11C G11C G06F G06F G11C G06F G11C G11C G11C G11C G11C G06F
inventional additional inventional inventional inventional inventional additional inventional inventional additional inventional inventional inventional inventional inventional inventional inventional inventional additional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional
Mark Michael
Horowitz Farmwald