JCIPRNET
Resistive random access memory
A resistive random access memory including first and second electrodes, a resistance variable layer, first and second metal layers and a resistance stabilizing layer is provided. The second electrode is disposed on the first electrode. The resistance variable layer is disposed between the first and second electrodes. The first metal layer is disposed between the resistance variable layer and the second electrode. The second metal layer is disposed between the first metal layer and the second electrode. The resistance stabilizing layer is disposed between the first and second metal layers. The oxygen content of the resistance variable layer is higher than that of the first metal layer, the oxygen content of the first metal layer is higher than that of the resistance stabilizing layer, the oxygen content of the resistance stabilizing layer is higher than that of the second metal layer.
Winbond Electronics Corp.
H H H H H H
H01L H01L H01L H01L H01L H01L
inventional inventional inventional inventional inventional inventional
Po-Yen Yu-Ting Ming-Che Shao-Ching Chang-Tsung Chi-Ching Ping-Kun Bo-Lun
Hsu Chen Lin Liao Pai Liu Wang Wu