Duane Morris LLP
Method for increasing retention time in DRAM
The disclosure generally relates to a method and apparatus for decreasing the frequency of refreshing a memory cell in communication with a word line and a bit line. A method according to one embodiment includes: providing a DRAM circuit having a memory cell, a sense amplifier including a pre-charge circuit connected to a first voltage source and a back-to-back inverter including a first NMOS transistor having a source, a second NMOS transistor having a source, a first PMOS transistor having a source and a second PMOS transistor having a source; maintaining the voltage of the sources of the first and second PMOS transistors at a first voltage during normal operation; and raising the voltage of the sources of the first and second PMOS transistors from the first voltage to a second voltage during a refresh operation.
Taiwan Semiconductor Manufacturing Co., Ltd.
G G G G
G11C G11C G11C G11C
inventional inventional additional inventional
Hank Chung-Cheng Chen-Hui
Cheng Chou Hsieh