F. Chau & Associates, LLC
On-die termination latency clock control circuit and method of controlling the on-die termination latency clock
A semiconductor device includes an on-die termination (ODT) latency clock control circuit and an ODT circuit controlled by the ODT latency clock control circuit. The ODT latency clock control circuit includes an ODT enable signal generator receiving an ODT signal input through an ODT pad of the ODT circuit, and generating an ODT enable signal, and an ODT latency clock generator generating a plurality of ODT latency clocks in response to the ODT enable signal. The ODT enable signal includes an enabling period of a first logic level and a disabling period of a second and different logic level, and the ODT enable signal generator generates the ODT enable signal by increasing the width of the enabling period by a predetermined clock cycle and only generating the clocks during the increased enabling period.
Samsung Electronics Co., Ltd.
G G G G G G G G G
G11C G11C G11C G11C G11C G11C G11C G11C G11C
additional inventional inventional inventional inventional inventional inventional inventional inventional
Chul-hwan Yang-ki Jun-ho Jun-bae
Choo Kim Shin Kim