Muncy, Geissler, Olds & Lowe, P.C.
Gate-sinking pHEMTs having extremely uniform pinch-off/threshold voltage
A gate-sinking pseudomorphic high electron mobility transistor comprises a compound semiconductor substrate overlaid with an epitaxial structure which includes sequentially a buffer layer, a channel layer, a Schottky layer, and a first cap layer. The Schottky layer comprises from bottom to top at least two stacked regions of semiconductor material. Each of the two adjacent stacked regions differs in material from the other and provides a stacked region contact interface therebetween. In any two adjacent stacked regions of the Schottky layer, one stacked region composed of AlGaAs-based semiconductor material alternates with the other stacked region composed of InGaP-based semiconductor material. A gate-sinking region is beneath the first gate metal layer of the gate electrode, and the bottom boundary of the gate-sinking region is located at the one of the at least one stacked region contact interface of the Schottky layer.
WIN SEMICONDUCTORS CORP.
H H H H H H H
H01L H01L H01L H01L H01L H01L H01L
inventional inventional inventional additional inventional inventional additional
Ju-Hsien Chang-Hwang Jung-Tao Yu-Chi Chia-Ming Yan-Cheng
Lin Hua Chung Wang Chang Lin