Arent Fox LLP
Clock control circuit, receiver, and communication device
A clock control circuit includes: a first buffer that receives a first pair of input clocks of multi-phase clocks, buffers and outputs the first pair of input clocks; a second buffer that receives a second pair of input clocks of the multi-phase clocks, and is controllable to buffer and output the second pair of input clocks or to output a fixed level; and a frequency multiplier that performs a logical operation on an output of the first buffer and an output of the second buffer, and outputs a first pair of output clocks or a second pair of output clocks as an output clocks, the first pair of output clocks is based on a frequency which is obtained by multiplying frequencies of the multi-phase clocks, and the second pair of output clocks is based on the same frequencies as the multi-phase clocks.
Fujitsu Limited
H H H H H H H H H H
H03K H03L H03L H03L H03K H04L H04L H04L H03K H03K
inventional inventional inventional inventional inventional additional inventional inventional additional inventional
Yasumoto Toshihiko
Tomita Mori