Haynes Beffel & Wolfeld LLP
I/O bus shared memory system
A memory system has a plurality of memory devices coupled with a hub in discrete and shared port arrangements. A plurality of bus lines connect the plurality of memory devices to the hub, including a first subset of bus lines connected in a point-to-point configuration between the hub and a particular memory device, and a second subset of bus lines connected to all the memory devices in the plurality of memory devices including the particular memory device. Bus operation logic is configured to use the first subset of bus lines in a first operation accessing the particular memory device while simultaneously using the second subset of bus lines in a second operation accessing a different selected memory device of the plurality of memory devices.
MACRONIX INTERNATIONAL CO., LTD.
G G
G06F G06F
inventional inventional
Ken-Hui Chin-Hung Kuen-Long
Chen Chang Chang