Jaffery Watson Mendonsa & Hamilton LLP
Technologies for hybrid field-programmable gate array application-specific integrated circuit code acceleration
Technologies for hybrid acceleration of code include a computing device (100) having a processor (120), a field-programmable gate array (FPGA) (130), and an application-specific integrated circuit (ASIC) (132). The computing device (100) offloads a service request, such as a cryptographic request or a packet processing request, to the FPGA (130). The FPGA (130) performs one or more algorithmic tasks of an algorithm to perform the service request. The FPGA (130) determines one or more primitive tasks associated with an algorithm task and encapsulates each primitive task in a buffer that is accessible by the ASIC (132). The ASIC (132) performs the primitive tasks in response to encapsulation in the buffer, and the FPGA (130) returns results of the algorithm. The primitive operations may include cryptographic primitives such as modular exponentiation, modular multiplicative inverse, and modular multiplication. The results may be returned to the processor (120) or a network interface controller of the computing device (100).
INTEL CORPORATION
G G G G Y G
G06F G06F G06F G06F Y02D G06F
inventional additional inventional additional additional inventional
Songwu Weigang Wenqian Ned M. Changzheng Junyuan Ziye
Shen Li Yu Smith Wei Wang Yang