Jianq Chyun IP Office
Dual gate multi-bit semiconductor memory array
An array of memory cells is arranged in columns and one or more rows on a semiconductor substrate. Each cell has a source, a drain, a first gate and a second gate. The array includes a plurality of gate control lines, each of which corresponds to one of the columns of the memory cells, where each control line connects to the first gate of the memory cell in the corresponding column in each of the rows; and one or more word lines, each of which corresponds to one of the rows of the memory cells, where each word line connects to the second gate of each of the cells in the corresponding row.
MACRONIX International Co., Ltd.
H H
H01L H01L
inventional inventional
Hang-Ting ChiaHua
Lue Ho