Sterne, Kesssler, Goldstein & Fox P.L.L.C.
Machine-learning design enablement platform
Electronic design automation (EDA) of the present disclosure, in various embodiments, optimizes designing, simulating, analyzing, and verifying of one or more electronic architectural designs for an electronic device. The EDA of the present disclosure identifies one or more electronic architectural features from the one or more electronic architectural designs. In some situations, the EDA of the present disclosure can manipulate one or more electronic architectural models over multiple iterations using a machine learning process until one or more electronic architectural models from among the one or more electronic architectural models satisfy one or more electronic design targets. The EDA of the present disclosure substitutes the one or more electronic architectural models that satisfy the one or more electronic design targets for the one or more electronic architectural features in the one or more electronic architectural designs to optimize the one or more electronic architectural designs. The EDA of the present disclosure can substitute the one or more electronic architectural models before, during, and/or after designing, simulating, analyzing, and/or verifying of the one or more electronic architectural designs to effectively decrease the time to market (TTM) for the electronic device.
Taiwan Semiconductor Manufacturing Co., Ltd.
G H G G G G G G H G G H H H G G G G
G06N H01L G06F G06F G06F G06F G06F G06F H01L G06F G06F H01L H01L H05K G06F G06F G06F G06F
inventional additional inventional additional inventional inventional additional additional additional additional inventional additional additional additional additional inventional inventional additional
Yun-Han Wei-Li Ching-Fang Yi-Lin Yung-Chin Wei-Pin
Lee Chen Chen Chuang Hou Changchien