Lowenstein Sandler LLP
Fused adjacent memory stores
A processing device includes a store instruction identification unit to identify a pair of store instructions among a plurality of instructions in an instruction queue. The pair of store instructions include a first store instruction and a second store instruction. The first data of the first store instruction corresponds to a first memory region adjacent to a second memory region, and a second data of the second store instruction corresponds to the second memory region. The processing device to include a store instruction fusion unit to fuse the first store instruction with the second store instruction resulting in a fused store instruction.
Intel Corporation
G G G G G G G G G G G G
G06F G06F G06F G06F G06F G06F G06F G06F G06F G06F G06F G06F
additional additional additional inventional additional additional additional inventional inventional inventional additional inventional
Jamison D. Tyler Sebastian
Collins Sondag Winkel