Jaffery Watson Mendonsa & Hamilton LLP
Memory-based software barriers
A mechanism is described for facilitating memory-based software barriers to emulate hardware barriers at graphics processors in computing devices. A method of embodiments, as described herein, includes facilitating converting thread scheduling at a processor from hardware barriers to software barriers, where the software barriers emulate the hardware barriers.
INTEL CORPORATION
G G G G
G06F G06T G06T G06F
inventional additional inventional inventional
James A. Balaji Joydeep Altug Abhishek R.
Valerio Vembu Ray Koker Appu