Conley, Rose & Tayon, PC
Microprocessor configured to swap operands in order to minimize dependency checking logic
 A microprocessor is provided which is configured to locate memory and register operands regardless their use as an A operand or B operand in an instruction. Memory operands are conveyed upon a memory operand bus, and register operands are conveyed upon a register operand bus. Decoding of the source and destination status of the operands may be performed in parallel with the operand fetch. Restricting memory operands to a memory operand bus enables reduced bussing between decode units and the operand fetch unit. After fetching operand values from an operand storage, the operand fetch unit reorders the operand values according to the instruction determined by the associated decode unit. The operand values are thereby properly aligned for conveyance to the associated reservation station. 
Advanced Micro Devices, Inc.
G G G
G06F G06F G06F
inventional inventional inventional
Thang M. David B. William M.
Tran Witt Johnson