System and method for testing an integrated circuit embedded in a system on a chip
A system for testing an integrated circuit, in which the system includes a deserializer, a frame sync module, and a diagnostic module. The deserializer is external to the integrated circuit and is configured to receive messages in a serial data format, wherein the messages include test results associated with the integrated circuit, and deserialize the messages into data frames. The frame sync module is configured to provide control code based on the data frames, wherein the control code includes, in a digital format, status information associated with the messages deserialized into the data frames. The diagnostic module is configured to generate, based on the control code, diagnostic data associated with states of the integrated circuit.
Marvell International Ltd.
G G G G
G06F G01R G01R G01R
inventional inventional inventional inventional
Daniel Saeed Son
Smathers Azimi Ho