Hoffman Warnick LLC
IC wafer for identification of circuit dies after dicing
Aspects of the present disclosure provide an integrated circuit (IC) wafer having a plurality of circuit dies each bounded by a set of scribe lines. The IC structure includes: a plurality of reference features each respectively positioned in a first layer of one of the plurality of circuit dies. The reference feature of each circuit die is equidistant from a respective set of scribe lines for the circuit die, and a plurality of identification features each positioned in a second layer of one of the plurality of circuit dies. The reference feature of each circuit die has a distinct offset vector indicative of a positional difference between the identification feature for the circuit die and the reference feature for the circuit die, relative to the identification feature of each other circuit die.
GLOBALFOUNDRIES INC.
H H H H H H H H H H
H01L H01L H01L H01L H01L H01L H01L H01L H01L H01L
inventional additional inventional inventional additional additional inventional additional inventional additional
Sebastian T. Janice M. Wen Adam C. Nazmul
Ventrone Adams Liu Smith Habib