Cache circuit with programmable sizing and method of operation
 For use in an x86-compatible processor having a cache, a circuit and method for setting a size of the cache and a computer system employing the circuit or the method. In one embodiment, the circuit includes: (1) multiple access circuitry dividing the cache into separate physically-addressable sectors and (2) sector disabling circuitry, coupled to the cache, that selectively allows at least one of the sectors to be disabled to decrease the size of the cache. 
National Semiconductor Corporation
G G G
G06F G06F G06F
additional inventional inventional
Daniel W.
Green