Novick, Kim & Lee, PLLC
Apparatus and method for controlling gradual conductance change in synaptic element
A memory apparatus includes a memory array including a plurality of memory cells capable of selectively storing logic states and a plurality of bit lines and word lines connected to the plurality of memory cells; a controller for controlling a writing step and a reading step; a writing unit; and a reading unit, wherein the controller selects one or more memory cells through the writing unit, sequentially applies a writing voltage thereto to allow the logic states to be written therein, and applies a reading voltage to the one or more memory cells, which are selected to have the logic states written therein, through the reading unit so as to determine synaptic weights through a sum of currents flowing through the one or more memory cells so that the selected one or more memory cells are allowed to be recognized to operate as one synaptic element.
G G G G G G G G G G
G06N G11C G11C G11C G11C G11C G06N G06N G11C G11C
inventional additional inventional inventional inventional inventional inventional inventional additional inventional
Junsung
Kim