Essential Patents Group, LLP.
Connecting accelerator resources using a switch
The present disclosure describes a number of embodiments related to devices and techniques for implementing an interconnect switch to provide a switchable low-latency bypass between node resources such as CPUs and accelerator resources for caching. A resource manager may be used to receive an indication of a node of a plurality of nodes and an indication of an accelerator resource of a plurality of accelerator resources to connect to the node. If the indicated accelerator resource is connected to another node of the plurality of nodes, then transmit, to a interconnect switch, one or more hot-remove commands. The resource manager may then transmit to the interconnect switch one or more hot-add commands to connect the node resource and the accelerator resource.
Intel Corporation
H G G G G G
H04L G06F G06F G06F G06F G06F
inventional inventional inventional inventional additional inventional
Debendra Anil
Das Sharma Rao