Onello & Mello, LLP
Memory device, method of performing read or write operation and memory system including the same
Provided is a memory device having a first switch configured to receive a first CSL signal to input or output data. A second switch is configured to receive a second CSL signal. A sensing and latch circuit (SLC) is coupled between the first and second switches. And at least one memory cell is coupled to the second switch. The second switch is configured to control timing of read or write operations of the at least one memory cell in response to the second CSL signal, e.g., where a read operation can be performed in not more than about 5 ns. The SLC operates as a latch in a write mode and as an amplifier in a read mode. The memory device may comprise part of a memory system or other apparatus including such memory device or system. Methods of performing read and write operations using such memory device are also provided.
SAMSUNG ELECTRONICS CO., LTD.
G G H G G G G G G G H G G G G G H G G G G G G H G
G11C G11C H01L G11C G11C G11C G11C G11C G11C G11C H01L G11C G11C G11C G11C G11C H01L G11C G11C G11C G11C G11C G11C H01L G11C
additional inventional additional inventional inventional inventional inventional inventional inventional additional inventional inventional inventional inventional additional inventional additional inventional additional inventional inventional inventional inventional inventional inventional
Yun-Sang Chan-Kyung Hong-Sun Chul-Woo
Lee Kim Hwang Park