Tutunjian & Bitetto, P.C.
Vertical silicon/silicon-germanium transistors with multiple threshold voltages
A method of forming vertical fin field effect transistors, including, forming a silicon-germanium cap layer on a substrate, forming at least four vertical fins and silicon-germanium caps from the silicon-germanium cap layer and the substrate, where at least two of the at least four vertical fins is in a first subset and at least two of the at least four vertical fins is in a second subset, forming a silicon-germanium doping layer on the plurality of vertical fins and silicon-germanium caps, removing the silicon-germanium doping layer from the at least two of the at least four vertical fins in the second subset, and removing the silicon-germanium cap from at least one of the at least two vertical fins in the first subset, and at least one of the at least two vertical fins in the second subset.
INTERNATIONAL BUSINESS MACHINES CORPORATION
H H H H H
H01L H01L H01L H01L H01L
inventional inventional inventional inventional inventional
Juntao Kangguo Peng Zhenxing
Li Cheng Xu Bi