Staas & Halsey LLP
Hardware acceleration apparatus, method and computer-readable medium efficiently processing multi-core synchronization
Provided is a hardware acceleration apparatus, method and computer-readable medium efficiently processing multi-core synchronization. A processor core that fails to acquire a lock variable may be switched to a low power sleep mode and a waste of power may be reduced. Additionally, when a lock variable is returned, a wakeup signal may be transmitted to a processor core operated in the low power sleep mode, and the processor core may be activated.
Samsung Electronics Co., Ltd.
Y G G
Y02D G06F G06F
additional inventional inventional
Jae Don Shi Hwa Chae Seok Min Kyu Seung Won
Lee Lee Im Jeong Lee