Schwabe, Williamson & Wyatt, P.C.
Contact techniques and configurations for reducing parasitic resistance in nanowire transistors
Embodiments of the present disclosure provide contact techniques and configurations for reducing parasitic resistance in nanowire transistors. In one embodiment, an apparatus includes a semiconductor substrate, an isolation layer formed on the semiconductor substrate, a channel layer including nanowire material formed on the isolation layer to provide a channel for a transistor, and a contact coupled with the channel layer, the contact being configured to surround, in at least one planar dimension, nanowire material of the channel layer and to provide a source terminal or drain terminal for the transistor.
Intel Corporation
H H H H H B H Y H H H G H Y B H H H H H H
H01L H01L H01L H01L H01L B82Y H01L Y10S H01L H01L H01L G11C H01L Y10S B82Y H01L H01L H01L H01L H01L H01L
inventional inventional inventional additional inventional additional inventional additional inventional inventional additional inventional inventional additional additional inventional inventional inventional inventional inventional inventional
Ravi Benjamin Gilbert Matthew V. Han Wui Marko Van H. Willy Niloy
Pillarisetty Chu-Kung Dewey Metz Then Radosavljevic Le Rachmady Mukherjee