Memory device having a plurality of programmable internal registers and a delay time register
A synchronous memory device and a method of controlling the memory device. The memory device including at least one memory section having a plurality of memory cells. The memory device includes a first internal register to store a value which is indicative of a number of clock cycles to transpire before the memory device responds to a read request. The memory device also includes a second internal register to store an identification value to identify the memory device on a bus.
Rambus Inc.
G G G G G G G G G G G G G G G G G G G G G G G G G G G G G G G Y G G G G G
G06F G11C G06F G11C G11C G11C G11C G11C G11C G11C G11C G11C G06F G11C G11C G11C G06F G11C G11C G11C G11C G06F G11C G06F G11C G06F G11C G11C G11C G06F G11C Y02D G06F G06F G11C G06F G06F
inventional inventional inventional additional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional inventional additional inventional inventional inventional additional inventional inventional inventional inventional inventional inventional inventional additional inventional inventional inventional inventional inventional
Mark Michael
Horowitz Farmwald