Physical layer circuitry for multi-wire interface
The present invention provides pad arrangements, termination circuits, clock/data recovery circuits, and deserialization architecture for a physical layer circuitry including a four-signal or six-signal physical medium attachment sublayer (PMA).
M31 Technology Corporation
G H H H H H G G H H H H H H H H G H H G H H H H
G09G H04L H03F H04B H04L H04L G09G G06F H03F H03M H03K H03F H04B H03K H03F H03K G09G H03K H04L G04F H04M H03K H04B H04B
inventional inventional additional additional inventional inventional inventional inventional additional additional inventional additional additional inventional inventional inventional additional inventional inventional inventional additional inventional additional additional
Yuan-Hsun Yueh-Chuan Ching-Hsiang Huai-Te
Chang Lu Chang Wang