Wells, St. John, Roberts, Gregory & Matkin PS
Output circuit for a double data rate dynamic random access memory, double data rate dynamic random access memory, method of clocking data out from a double data rate dynamic random access memory and method of providing a data strobe signal
 A method and apparatus for synchronizing output data and data strobe signals uses internal interleaved clock signals in a double data rate (DDR) DRAM that are synchronized with an external clock. A delay-locked loop internal to the DDR DRAM is locked to an external clock signal and generates the internal interleaved clock signals. The internal interleaved clock signals are delay matched with the external clock signal as they propagate through timing circuitry coupled to latency and burst length selection signals. A data strobe signal is generated using clock signals from the delay-locked loop and is synchronized with the internal interleaved clock signals. The data strobe signal and the data are coupled via paths having comparable numbers and types of delay elements to provide output data and data strobe signals having predetermined delay relationships with the external clock signal. 
Micron Technology, Inc.
G G G G G G
G11C G11C G11C G11C G11C G11C
inventional inventional inventional inventional additional inventional
Wen
Li