Jones Day
Delay lock loop circuits and methods for operating same
Digital delay lock circuits and methods for operating digital delay lock circuits are provided. A phase detector is configured to receive first and second clock signals and generate a digital signal indicating a relationship between a phase of the first clock signal and a phase of the second clock signal. A phase accumulator circuit is configured to receive the digital signal and generate a phase signal based on values of the digital signal over multiple clock cycles. A decoder is configured to receive the phase signal and generate a digital control word based on the phase signal. A delay element is configured to receive the digital control word. The delay element is further configured to change the relationship between the phase of the first clock signal and the phase of the second clock signal by modifying the phase of the second clock signal according to the digital control word.
Taiwan Semiconductor Manufacturing Company, Ltd.
H H H
H03L H03L H03L
inventional inventional inventional
Tsung-Hsien Chih-Hsien Cheng-Hsiang Ruey-Bin Ya-Tin
Tsai Chang Hsieh Sheen Chang