Morgan, Lewis & Bockius LLP
Electronic device for configuring neural network
Disclosed are a first memory cell, a second memory cell, and an amplification circuit. The first memory cell outputs a first voltage through a first bit line or a second voltage through a second bit line, based on first input data received through a first word line and a second word line and a first weight. The second memory cell outputs a third voltage through the first bit line or a fourth voltage through the second bit line, based on second input data received through a third word line and a fourth word line and a second weight. The amplification circuit generates an output voltage having a level corresponding to a sum of a level of a voltage received through the first bit line and a level of a voltage received through the second bit line.
POSTECH RESEARCH AND BUSINESS DEVELOPMENT FOUNDATION
G G G G G G G G
G11C G06N G11C G11C G11C G11C G11C G06N
inventional inventional inventional inventional inventional inventional additional inventional
Jae-Joon Hyungjun Yulhwa Jinseok
Kim Kim Kim Kim