W&T/Qualcomm
Transpose static random access memory (SRAM) bit cells configured for horizontal and vertical read operations
Transpose static random access memory (SRAM) bit cells configured for horizontal and vertical read operations are disclosed. In one aspect, a transpose SRAM bit cell includes cross-coupled inverters and horizontal and vertical read access transistors. A word line in first metal layer having an axis in a first direction is electrically coupled to a gate node of the horizontal read access transistor, and a bit line in second metal layer having an axis disposed in a second direction substantially orthogonal to the first direction is electrically coupled to the horizontal read access transistor. A transpose word line in third metal layer having an axis disposed in the second direction is electrically coupled to a gate node of the vertical read access transistor, and a transpose bit line in fourth metal layer having an axis disposed in the first direction is electrically coupled to the vertical read access transistor.
QUALCOMM Incorporated
G H G H G G H
G11C H01L G11C H01L G11C G11C H01L
inventional inventional inventional additional inventional inventional inventional
Yandong Xia
Gao Li