McDermott, Will & Emery
Adaptable output phase delay compensation circuit and method thereof
 A circuit and method for compensating for the output phase delay of an external clock signal utilizes a phase-locked loop that includes an output port of an integrated circuit device. In the phase-locked loop, a phase detecting circuit compares the external clock signal with an output signal from the output port, producing a phase error signal. The phase error signal is applied to a skew compensator to generate an internal clock signal. The internal clock signal is fed back through the output port to the phase detecting circuit. Clock jitter is reduced by reducing the gain of the skew compensator after a phase lock condition occurs in the compensation circuit. 
Mitsubishi Semiconductor America, Inc.
G H H H H H
G06F H03L H03L H03L H03L H03L
inventional additional inventional inventional inventional additional
Dan Scott James C.
Robbins Tucker Morizio