Method and apparatus for improving memory operation and yield
A memory circuit includes a memory interface and a first memory that receives a first write address that is associated with first data from said memory interface. A second memory stores addresses of defective memory locations found in said first memory, receives said first write address from said memory interface, compares said first write address to said addresses stored in said memory, and, if a matching address is found, writes said first data to said second memory.
Marvell International Ltd.
G G G G G G G G G G G G G G G G G G G G
G06F G11C G11C G11C G11C G11C G11C G11C G11C G11C G11C G11C G11C G11C G11C G11C G11C G06F G11C G11C
inventional inventional additional additional additional inventional inventional additional additional additional inventional inventional inventional inventional additional additional inventional inventional additional inventional
Saeed Sehat
Azimi Sutardja