Toler Law Group, PC
Sense amplifier offset voltage reduction
A circuit includes a plurality of transistors responsive to a plurality of latches that store a test code. The circuit further includes a first bit line coupled to a data cell and coupled to a sense amplifier. The circuit also includes a second bit line coupled to a reference cell and coupled to the sense amplifier. A current from a set of the plurality of transistors is applied to the data cell via the first bit line. The set of the plurality of transistors is determined based on the test code. The circuit also includes a test mode reference circuit coupled to the first bit line and to the second bit line.
QUALCOMM Incorporated
G G G G G G G G
G11C G01R G11C G11C G11C G11C G11C G11C
inventional inventional inventional inventional inventional inventional inventional inventional
Daeik D. Taehyun Sungryul Jung Pill
Kim Kim Kim Kim